ATTINY25_0612资料

2022-02-05 来源：钮旅网

元器件交易网www.cecb2b.com

Features

•High Performance, Low Power AVR® 8-Bit Microcontroller•Advanced RISC Architecture

–120 Powerful Instructions – Most Single Clock Cycle Execution–32 x 8 General Purpose Working Registers–Fully Static Operation

•

Non-volatile Program and Data Memories

–2/4/8K Byte of In-System Programmable Program Memory Flash (ATtiny25/45/85)

Endurance: 10,000 Write/Erase Cycles

–128/256/512 Bytes In-System Programmable EEPROM (ATtiny25/45/85)

Endurance: 100,000 Write/Erase Cycles

–128/256/512 Bytes Internal SRAM (ATtiny25/45/85)

–Programming Lock for Self-Programming Flash Program and EEPROM Data Security

•

Peripheral Features

–8-bit Timer/Counter with Prescaler and Two PWM Channels–8-bit High Speed Timer/Counter with Separate Prescaler

2 High Frequency PWM Outputs with Separate Output Compare RegistersProgrammable Dead Time Generator

–USI – Universal Serial Interface with Start Condition Detector–10-bit ADC

4 Single Ended Channels

2 Differential ADC Channel Pairs with Programmable Gain (1x, 20x)Temperature Measurement

–Programmable Watchdog Timer with Separate On-chip Oscillator–On-chip Analog Comparator•

Special Microcontroller Features

–debugWIRE On-chip Debug System–In-System Programmable via SPI Port–External and Internal Interrupt Sources

–Low Power Idle, ADC Noise Reduction, and Power-down Modes–Enhanced Power-on Reset Circuit

–Programmable Brown-out Detection Circuit–Internal Calibrated Oscillator•

I/O and Packages

–Six Programmable I/O Lines

–8-pin PDIP, 8-pin SOIC and 20-pad QFN/MLF•

Operating Voltage

–1.8 - 5.5V for ATtiny25/45/85V–2.7 - 5.5V for ATtiny25/45/85•

Speed Grade

–ATtiny25/45/85V: 0 - 4 MHz @ 1.8 - 5.5V, 0 - 10 MHz @ 2.7 - 5.5V–ATtiny25/45/85: 0 - 10 MHz @ 2.7 - 5.5V, 0 - 20 MHz @ 4.5 - 5.5V•Industrial Temperature Range•

Low Power Consumption–Active Mode:

1 MHz, 1.8V: 300 μA–Power-down Mode:

0.1μA at 1.8V

8-bit Microcontroller with 2/4/8K Bytes In-SystemProgrammable FlashATtiny25/V*ATtiny45/VATtiny85/V**Preliminary2586J–AVR–12/06元器件交易网www.cecb2b.com

1.Pin Configurations

Figure 1-1.

Pinout ATtiny25/45/85

PDIP/SOIC(PCINT5/RESET/ADC0/dW) PB5(PCINT3/XTAL1/CLKI/OC1B/ADC3) PB3(PCINT4/XTAL2/CLKO/OC1B/ADC2) PB4GND12348765VCCPB2 (SCK/USCK/SCL/ADC1/T0/INT0/PCINT2)PB1 (MISO/DO/AIN1/OC0B/OC1A/PCINT1)PB0 (MOSI/DI/SDA/AIN0/OC0A/OC1A/AREF/PCINT0)QFN/MLFDNCDNCDNCDNCDNCNOTE: Bottom pad should be soldered to ground.DNC: Do Not Connect2

ATtiny25/45/85

2586J–AVR–12/06

DNCDNCGNDDNCDNC6 7 8 9 10(PCINT5/RESET/ADC0/dW) PB5(PCINT3/XTAL1/CLKI/OC1B/ADC3) PB3DNCDNC(PCINT4/XTAL2/CLKO/OC1B/ADC2) PB41234520 19 18 17 1615 14 13 12 11VCCPB2 (SCK/USCK/SCL/ADC1/T0/INT0/PCINT2)DNCPB1 (MISO/DO/AIN1/OC0B/OC1A/PCINT1)PB0 (MOSI/DI/SDA/AIN0/OC0A/OC1A/AREF/PCINT0)元器件交易网www.cecb2b.com

ATtiny25/45/85

2.Overview

The ATtiny25/45/85 is a low-power CMOS 8-bit microcontroller based on the AVR enhancedRISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny25/45/85achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimizepower consumption versus processing speed.

2.1Block Diagram

Figure 2-1.

Block Diagram

8-BIT DATABUSCALIBRATEDINTERNALOSCILLATORPROGRAMCOUNTERVCCPROGRAMFLASHSTACKPOINTERWATCHDOGTIMERMCU CONTROLREGISTERMCU STATUSREGISTERTIMING ANDCONTROLSRAMGNDINSTRUCTIONREGISTERGENERALPURPOSEREGISTERSINSTRUCTIONDECODERXYZTIMER/COUNTER0TIMER/COUNTER1UNIVERSALSERIALINTERFACECONTROLLINESALUSTATUSREGISTERINTERRUPTUNITPROGRAMMINGLOGICDATAEEPROMOSCILLATORSDATA REGISTERPORT BDATA DIR.REG.PORT B ADC / ANALOG COMPARATORPORT B DRIVERSRESETPB0-PB5The AVR core combines a rich instruction set with 32 general purpose working registers. All the32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent

2586J–AVR–12/06

元器件交易网www.cecb2b.com

registers to be accessed in one single instruction executed in one clock cycle. The resultingarchitecture is more code efficient while achieving throughputs up to ten times faster than con-ventional CISC microcontrollers.

The ATtiny25/45/85 provides the following features: 2/4/8K byte of In-System ProgrammableFlash, 128/256/512 bytes EEPROM, 128/256/256 bytes SRAM, 6 general purpose I/O lines, 32general purpose working registers, one 8-bit Timer/Counter with compare modes, one 8-bit highspeed Timer/Counter, Universal Serial Interface, Internal and External Interrupts, a 4-channel,10-bit ADC, a programmable Watchdog Timer with internal Oscillator, and three software select-able power saving modes. The Idle mode stops the CPU while allowing the SRAM,Timer/Counter, ADC, Analog Comparator, and Interrupt system to continue functioning. ThePower-down mode saves the register contents, disabling all chip functions until the next Inter-rupt or Hardware Reset. The ADC Noise Reduction mode stops the CPU and all I/O modulesexcept ADC, to minimize switching noise during ADC conversions.

The device is manufactured using Atmel’s high density non-volatile memory technology. TheOn-chip ISP Flash allows the Program memory to be re-programmed In-System through an SPIserial interface, by a conventional non-volatile memory programmer or by an On-chip boot coderunning on the AVR core.

The ATtiny25/45/85 AVR is supported with a full suite of program and system development toolsincluding: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators,and Evaluation kits.

2.2

2.2.1

Pin Descriptions

VCC

Supply voltage.

2.2.2GND

Ground.

2.2.3

Port B (PB5..PB0)

Port B is a 6-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). ThePort B output buffers have symmetrical drive characteristics with both high sink and sourcecapability. As inputs, Port B pins that are externally pulled low will source current if the pull-upresistors are activated. The Port B pins are tri-stated when a reset condition becomes active,even if the clock is not running.

Port B also serves the functions of various special features of the ATtiny25/45/85 as listed onpage 61.

On the ATtiny25 device the programmable I/O ports PB3 and PB4 (pins 2 and 3) are exchangedin the ATtiny15 compatibility mode for supporting the backward compatibility with ATtiny15.

2.2.4RESETReset input. A low level on this pin for longer than the minimum pulse length will generate areset, even if the clock is not running. The minimum pulse length is given in Table 23-3 on page170. Shorter pulses are not guaranteed to generate a reset.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

3.Resources

A comprehensive set of development tools, application notes and datasheets are available fordownload on http://www.atmel.com/avr.

4.About Code Examples

This documentation contains simple code examples that briefly show how to use various parts ofthe device. These code examples assume that the part specific header file is included beforecompilation. Be aware that not all C compiler vendors include bit definitions in the header filesand interrupt handling in C is compiler dependent. Please confirm with the C compiler documen-tation for more details.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

5.AVR CPU Core

5.1

Introduction

This section discusses the AVR core architecture in general. The main function of the CPU coreis to ensure correct program execution. The CPU must therefore be able to access memories,perform calculations, control peripherals, and handle interrupts.

5.2Architectural Overview

Figure 5-1.

Block Diagram of the AVR Architecture

Data Bus 8-bitFlashProgramMemoryProgramCounterStatusand ControlInstructionRegister32 x 8GeneralPurposeRegistrersInterruptUnitWatchdogTimerIndirect AddressingInstructionDecoderDirect AddressingALUControl LinesAnalogComparatorI/O Module1DataSRAMI/O Module 2I/O Module nEEPROMI/O LinesIn order to maximize performance and parallelism, the AVR uses a Harvard architecture – withseparate memories and buses for program and data. Instructions in the Program memory areexecuted with a single level pipelining. While one instruction is being executed, the next instruc-tion is pre-fetched from the Program memory. This concept enables instructions to be executedin every clock cycle. The Program memory is In-System Reprogrammable Flash memory.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

The fast-access Register File contains 32 x 8-bit general purpose working registers with a singleclock cycle access time. This allows single-cycle Arithmetic Logic Unit (ALU) operation. In a typ-ical ALU operation, two operands are output from the Register File, the operation is executed,and the result is stored back in the Register File – in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for DataSpace addressing – enabling efficient address calculations. One of the these address pointerscan also be used as an address pointer for look up tables in Flash Program memory. Theseadded function registers are the 16-bit X-, Y-, and Z-register, described later in this section.The ALU supports arithmetic and logic operations between registers or between a constant anda register. Single register operations can also be executed in the ALU. After an arithmetic opera-tion, the Status Register is updated to reflect information about the result of the operation.Program flow is provided by conditional and unconditional jump and call instructions, able todirectly address the whole address space. Most AVR instructions have a single 16-bit word for-mat, but there are also 32-bit instructions.

During interrupts and subroutine calls, the return address Program Counter (PC) is stored on theStack. The Stack is effectively allocated in the general data SRAM, and consequently the Stacksize is only limited by the total SRAM size and the usage of the SRAM. All user programs mustinitialize the SP in the Reset routine (before subroutines or interrupts are executed). The StackPointer (SP) is read/write accessible in the I/O space. The data SRAM can easily be accessedthrough the five different addressing modes supported in the AVR architecture.The memory spaces in the AVR architecture are all linear and regular memory maps.

A flexible interrupt module has its control registers in the I/O space with an additional GlobalInterrupt Enable bit in the Status Register. All interrupts have a separate Interrupt Vector in theInterrupt Vector table. The interrupts have priority in accordance with their Interrupt Vector posi-tion. The lower the Interrupt Vector address, the higher the priority.

The I/O memory space contains 64 addresses for CPU peripheral functions as Control Regis-ters, SPI, and other I/O functions. The I/O memory can be accessed directly, or as the DataSpace locations following those of the Register File, 0x20 - 0x5F.

5.3ALU – Arithmetic Logic Unit

The high-performance AVR ALU operates in direct connection with all the 32 general purposeworking registers. Within a single clock cycle, arithmetic operations between general purposeregisters or between a register and an immediate are executed. The ALU operations are dividedinto three main categories – arithmetic, logical, and bit-functions. Some implementations of thearchitecture also provide a powerful multiplier supporting both signed/unsigned multiplicationand fractional format. See the “Instruction Set” section for a detailed description.

5.4Status Register

The Status Register contains information about the result of the most recently executed arith-metic instruction. This information can be used for altering program flow in order to performconditional operations. Note that the Status Register is updated after all ALU operations, asspecified in the Instruction Set Reference. This will in many cases remove the need for using thededicated compare instructions, resulting in faster and more compact code.

The Status Register is not automatically stored when entering an interrupt routine and restoredwhen returning from an interrupt. This must be handled by software.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

5.4.1

SREG – AVR Status Register

The AVR Status Register – SREG – is defined as:

Bit0x3FRead/WriteInitialValue

7IR/W0

6TR/W0

5HR/W0

4SR/W0

3VR/W0

2NR/W0

1ZR/W0

0CR/W0

SREG

•Bit 7 – I: Global Interrupt Enable

The Global Interrupt Enable bit must be set for the interrupts to be enabled. The individual inter-rupt enable control is then performed in separate control registers. If the Global Interrupt EnableRegister is cleared, none of the interrupts are enabled independent of the individual interruptenable settings. The I-bit is cleared by hardware after an interrupt has occurred, and is set bythe RETI instruction to enable subsequent interrupts. The I-bit can also be set and cleared bythe application with the SEI and CLI instructions, as described in the instruction set reference.•Bit 6 – T: Bit Copy Storage

The Bit Copy instructions BLD (Bit LoaD) and BST (Bit STore) use the T-bit as source or desti-nation for the operated bit. A bit from a register in the Register File can be copied into T by theBST instruction, and a bit in T can be copied into a bit in a register in the Register File by theBLD instruction.

•Bit 5 – H: Half Carry Flag

The Half Carry Flag H indicates a Half Carry in some arithmetic operations. Half Carry is usefulin BCD arithmetic. See the “Instruction Set Description” for detailed information.

•Bit 4 – S: Sign Bit, S = N ⊕ V

The S-bit is always an exclusive or between the Negative Flag N and the Two’s ComplementOverflow Flag V. See the “Instruction Set Description” for detailed information.

•Bit 3 – V: Two’s Complement Overflow Flag

The Two’s Complement Overflow Flag V supports two’s complement arithmetics. See the“Instruction Set Description” for detailed information.

•Bit 2 – N: Negative Flag

The Negative Flag N indicates a negative result in an arithmetic or logic operation. See the“Instruction Set Description” for detailed information.

•Bit 1 – Z: Zero Flag

The Zero Flag Z indicates a zero result in an arithmetic or logic operation. See the “InstructionSet Description” for detailed information.

•Bit 0 – C: Carry Flag

The Carry Flag C indicates a carry in an arithmetic or logic operation. See the “Instruction SetDescription” for detailed information.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

5.5

General Purpose Register File

The Register File is optimized for the AVR Enhanced RISC instruction set. In order to achievethe required performance and flexibility, the following input/output schemes are supported by theRegister File:

•One 8-bit output operand and one 8-bit result input•Two 8-bit output operands and one 8-bit result input•Two 8-bit output operands and one 16-bit result input•One 16-bit output operand and one 16-bit result input

Figure 5-2 shows the structure of the 32 general purpose working registers in the CPU.Figure 5-2.

AVR CPU General Purpose Working Registers

Addr.

R0 0x00R1R2…R13

GeneralPurposeWorkingRegisters

R14R15R16R17…R26R27R28R29R30R31

0x1A0x1B0x1C0x1D0x1E0x1F

X-register Low ByteX-register High ByteY-register Low ByteY-register High ByteZ-register Low ByteZ-register High Byte

0x0D0x0E0x0F0x100x110x010x02

Most of the instructions operating on the Register File have direct access to all registers, andmost of them are single cycle instructions.

As shown in Figure 5-2, each register is also assigned a Data memory address, mapping themdirectly into the first 32 locations of the user Data Space. Although not being physically imple-mented as SRAM locations, this memory organization provides great flexibility in access of theregisters, as the X-, Y- and Z-pointer registers can be set to index any register in the file.

5.5.1

The X-register, Y-register, and Z-register

The registers R26..R31 have some added functions to their general purpose usage. These reg-isters are 16-bit address pointers for indirect addressing of the data space. The three indirectaddress registers X, Y, and Z are defined as described in Figure 5-3.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Figure 5-3.The X-, Y-, and Z-registers

R26 (0x1A)

X-register7

R27 (0x1B)

Y-register

R29 (0x1D)15

Z-register

R31 (0x1F)

R28 (0x1C)

ZH0

R30 (0x1E)

YL00

In the different addressing modes these address registers have functions as fixed displacement,automatic increment, and automatic decrement (see the instruction set reference for details).

5.6Stack Pointer

The Stack is mainly used for storing temporary data, for storing local variables and for storingreturn addresses after interrupts and subroutine calls. The Stack Pointer Register always pointsto the top of the Stack. Note that the Stack is implemented as growing from higher memory loca-tions to lower memory locations. This implies that a Stack PUSH command decreases the StackPointer.

The Stack Pointer points to the data SRAM Stack area where the Subroutine and InterruptStacks are located. This Stack space in the data SRAM must be defined by the program beforeany subroutine calls are executed or interrupts are enabled. The Stack Pointer must be set topoint above 0x60. The Stack Pointer is decremented by one when data is pushed onto the Stackwith the PUSH instruction, and it is decremented by two when the return address is pushed ontothe Stack with subroutine call or interrupt. The Stack Pointer is incremented by one when data ispopped from the Stack with the POP instruction, and it is incremented by two when data ispopped from the Stack with return from subroutine RET or return from interrupt RETI.

The AVR Stack Pointer is implemented as two 8-bit registers in the I/O space. The number ofbits actually used is implementation dependent. Note that the data space in some implementa-tions of the AVR architecture is so small that only SPL is needed. In this case, the SPH Registerwill not be present.

5.6.1SPH and SPL – Stack Pointer Register

Bit0x3E0x3DRead/WriteInitial Value

15SP15SP77R/WR/WRAMENDRAMEND

14SP14SP66R/WR/WRAMENDRAMEND

13SP13SP55R/WR/WRAMENDRAMEND

12SP12SP44R/WR/WRAMENDRAMEND

11SP11SP33R/WR/WRAMENDRAMEND

10SP10SP22R/WR/WRAMENDRAMEND

9SP9SP11R/WR/WRAMENDRAMEND

8SP8SP00R/WR/WRAMENDRAMEND

SPHSPL

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

5.7

Instruction Execution Timing

This section describes the general access timing concepts for instruction execution. The AVRCPU is driven by the CPU clock clkCPU, directly generated from the selected clock source for thechip. No internal clock division is used.

Figure 5-4 shows the parallel instruction fetches and instruction executions enabled by the Har-vard architecture and the fast access Register File concept. This is the basic pipelining conceptto obtain up to 1 MIPS per MHz with the corresponding unique results for functions per cost,functions per clocks, and functions per power-unit.Figure 5-4.

The Parallel Instruction Fetches and Instruction Executions

T1T2T3T4clkCPU1st Instruction Fetch1st Instruction Execute2nd Instruction Fetch2nd Instruction Execute3rd Instruction Fetch3rd Instruction Execute4th Instruction FetchFigure 5-5 shows the internal timing concept for the Register File. In a single clock cycle an ALUoperation using two register operands is executed, and the result is stored back to the destina-tion register.Figure 5-5.

Single Cycle ALU Operation

T1T2T3T4clkCPUTotal Execution TimeRegister Operands FetchALU Operation ExecuteResult Write Back5.8Reset and Interrupt Handling

The AVR provides several different interrupt sources. These interrupts and the separate ResetVector each have a separate Program Vector in the Program memory space. All interrupts areassigned individual enable bits which must be written logic one together with the Global InterruptEnable bit in the Status Register in order to enable the interrupt.

The lowest addresses in the Program memory space are by default defined as the Reset andInterrupt Vectors. The complete list of vectors is shown in ”Interrupts” on page 48. The list alsodetermines the priority levels of the different interrupts. The lower the address the higher is thepriority level. RESET has the highest priority, and next is INT0 – the External Interrupt Request0.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

When an interrupt occurs, the Global Interrupt Enable I-bit is cleared and all interrupts are dis-abled. The user software can write logic one to the I-bit to enable nested interrupts. All enabledinterrupts can then interrupt the current interrupt routine. The I-bit is automatically set when aReturn from Interrupt instruction – RETI – is executed.

There are basically two types of interrupts. The first type is triggered by an event that sets theInterrupt Flag. For these interrupts, the Program Counter is vectored to the actual Interrupt Vec-tor in order to execute the interrupt handling routine, and hardware clears the correspondingInterrupt Flag. Interrupt Flags can also be cleared by writing a logic one to the flag bit position(s)to be cleared. If an interrupt condition occurs while the corresponding interrupt enable bit iscleared, the Interrupt Flag will be set and remembered until the interrupt is enabled, or the flag iscleared by software. Similarly, if one or more interrupt conditions occur while the Global InterruptEnable bit is cleared, the corresponding Interrupt Flag(s) will be set and remembered until theGlobal Interrupt Enable bit is set, and will then be executed by order of priority.

The second type of interrupts will trigger as long as the interrupt condition is present. Theseinterrupts do not necessarily have Interrupt Flags. If the interrupt condition disappears before theinterrupt is enabled, the interrupt will not be triggered.

When the AVR exits from an interrupt, it will always return to the main program and execute onemore instruction before any pending interrupt is served.

Note that the Status Register is not automatically stored when entering an interrupt routine, norrestored when returning from an interrupt routine. This must be handled by software.

When using the CLI instruction to disable interrupts, the interrupts will be immediately disabled.No interrupt will be executed after the CLI instruction, even if it occurs simultaneously with theCLI instruction. The following example shows how this can be used to avoid interrupts during thetimed EEPROM write sequence..Assembly Code Example

inr16, SREGcli

sbiEECR, EEMPEsbiEECR, EEPEoutSREG, r16

; restore SREG value (I-bit); store SREG value; start EEPROM write

; disable interrupts during timed sequence

C Code Example

char cSREG;

cSREG = SREG;/* store SREG value */

/* disable interrupts during timed sequence */_CLI();

EECR |= (1<SREG = cSREG; /* restore SREG value (I-bit) */

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

When using the SEI instruction to enable interrupts, the instruction following SEI will be exe-cuted before any pending interrupts, as shown in this example.Assembly Code Example

sei

; set Global Interrupt Enable

sleep; enter sleep, waiting for interrupt; note: will enter sleep before any pending ; interrupt(s)

C Code Example

_SEI(); /* set Global Interrupt Enable */

_SLEEP(); /* enter sleep, waiting for interrupt */

/* note: will enter sleep before any pending interrupt(s) */

5.8.1

Interrupt Response Time

The interrupt execution response for all the enabled AVR interrupts is four clock cycles mini-mum. After four clock cycles the Program Vector address for the actual interrupt handling routineis executed. During this four clock cycle period, the Program Counter is pushed onto the Stack.The vector is normally a jump to the interrupt routine, and this jump takes three clock cycles. Ifan interrupt occurs during execution of a multi-cycle instruction, this instruction is completedbefore the interrupt is served. If an interrupt occurs when the MCU is in sleep mode, the interruptexecution response time is increased by four clock cycles. This increase comes in addition to thestart-up time from the selected sleep mode.

A return from an interrupt handling routine takes four clock cycles. During these four clockcycles, the Program Counter (two bytes) is popped back from the Stack, the Stack Pointer isincremented by two, and the I-bit in SREG is set.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

6.AVR Memories

This section describes the different memories in the ATtiny25/45/85. The AVR architecture hastwo main memory spaces, the Data memory and the Program memory space. In addition, theATtiny25/45/85 features an EEPROM Memory for data storage. All three memory spaces are lin-ear and regular.

6.1In-System Re-programmable Flash Program Memory

The ATtiny25/45/85 contains 2/4/8K byte On-chip In-System Reprogrammable Flash memoryfor program storage. Since all AVR instructions are 16 or 32 bits wide, the Flash is organized as1024/2048/4096 x 16.

The Flash memory has an endurance of at least 10,000 write/erase cycles. The ATtiny25/45/85Program Counter (PC) is 10/11/12 bits wide, thus addressing the 1024/2048/4096 Programmemory locations. ”Memory Programming” on page 151 contains a detailed description on Flashdata serial downloading using the SPI pins.

Constant tables can be allocated within the entire Program memory address space (see theLPM – Load Program memory instruction description).

Timing diagrams for instruction fetch and execution are presented in ”Instruction Execution Tim-ing” on page 11.Figure 6-1.

Program Memory Map

Program Memory0x00000x03FF/0x07FF/0x0FFF6.2SRAM Data Memory

Figure 6-2 shows how the ATtiny25/45/85 SRAM Memory is organized.

The lower 224/352/607 Data memory locations address both the Register File, the I/O memoryand the internal data SRAM. The first 32 locations address the Register File, the next 64 loca-tions the standard I/O memory, and the last 128/256/512 locations address the internal dataSRAM.

The five different addressing modes for the Data memory cover: Direct, Indirect with Displace-ment, Indirect, Indirect with Pre-decrement, and Indirect with Post-increment. In the RegisterFile, registers R26 to R31 feature the indirect addressing pointer registers.The direct addressing reaches the entire data space.

The Indirect with Displacement mode reaches 63 address locations from the base address givenby the Y- or Z-register.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

When using register indirect addressing modes with automatic pre-decrement and post-incre-ment, the address registers X, Y, and Z are decremented or incremented.

The 32 general purpose working registers, 64 I/O Registers, and the 128/256/512 bytes of inter-nal data SRAM in the ATtiny25/45/85 are all accessible through all these addressing modes.The Register File is described in ”General Purpose Register File” on page 9.Figure 6-2.

Data Memory Map

Data Memory32 Registers64 I/O Registers0x0000 - 0x001F0x0020 - 0x005F0x0060Internal SRAM(128/256/512 x 8)0x0DF/0x015F/0x025F6.2.1

Data Memory Access Times

This section describes the general access timing concepts for internal memory access. Theinternal data SRAM access is performed in two clkCPU cycles as described in Figure 6-3.

Figure 6-3.

On-chip Data SRAM Access Cycles

T1T2T3clkCPUAddressDataWRDataRDCompute AddressAddress validMemory Access InstructionNext Instruction6.3EEPROM Data Memory

The ATtiny25/45/85 contains 128/256/512 bytes of data EEPROM memory. It is organized as aseparate data space, in which single bytes can be read and written. The EEPROM has anendurance of at least 100,000 write/erase cycles. The access between the EEPROM and theCPU is described in the following, specifying the EEPROM Address Registers, the EEPROMData Register, and the EEPROM Control Register. For details see ”Serial Downloading” on page154.

ReadWrite15

2586J–AVR–12/06

元器件交易网www.cecb2b.com

6.3.1

EEPROM Read/Write Access

The EEPROM Access Registers are accessible in the I/O space.

The write access times for the EEPROM are given in Table 6-1. A self-timing function, however,lets the user software detect when the next byte can be written. If the user code contains instruc-tions that write the EEPROM, some precautions must be taken. In heavily filtered powersupplies, VCC is likely to rise or fall slowly on Power-up/down. This causes the device for someperiod of time to run at a voltage lower than specified as minimum for the clock frequency used.See ”Preventing EEPROM Corruption” on page 18 for details on how to avoid problems in thesesituations.

In order to prevent unintentional EEPROM writes, a specific write procedure must be followed.Refer to ”Atomic Byte Programming” on page 16 and ”Split Byte Programming” on page 16 fordetails on this.

When the EEPROM is read, the CPU is halted for four clock cycles before the next instruction isexecuted. When the EEPROM is written, the CPU is halted for two clock cycles before the nextinstruction is executed.

6.3.2

Atomic Byte Programming

Using Atomic Byte Programming is the simplest mode. When writing a byte to the EEPROM, theuser must write the address into the EEAR Register and data into EEDR Register. If the EEPMnbits are zero, writing EEPE (within four cycles after EEMPE is written) will trigger the erase/writeoperation. Both the erase and write cycle are done in one operation and the total programmingtime is given in Table 6-1 on page 20. The EEPE bit remains set until the erase and write opera-tions are completed. While the device is busy with programming, it is not possible to do anyother EEPROM operations.Split Byte Programming

It is possible to split the erase and write cycle in two different operations. This may be useful ifthe system requires short access time for some limited period of time (typically if the power sup-ply voltage falls). In order to take advantage of this method, it is required that the locations to bewritten have been erased before the write operation. But since the erase and write operationsare split, it is possible to do the erase operations when the system allows doing time-criticaloperations (typically after Power-up).Erase

To erase a byte, the address must be written to EEAR. If the EEPMn bits are 0b01, writing theEEPE (within four cycles after EEMPE is written) will trigger the erase operation only (program-ming time is given in Table 6-1 on page 20). The EEPE bit remains set until the erase operationcompletes. While the device is busy programming, it is not possible to do any other EEPROMoperations.

6.3.3

6.3.4

6.3.5Write

To write a location, the user must write the address into EEAR and the data into EEDR. If theEEPMn bits are 0b10, writing the EEPE (within four cycles after EEMPE is written) will triggerthe write operation only (programming time is given in Table 6-1 on page 20). The EEPE bitremains set until the write operation completes. If the location to be written has not been erasedbefore write, the data that is stored must be considered as lost. While the device is busy withprogramming, it is not possible to do any other EEPROM operations.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

The calibrated Oscillator is used to time the EEPROM accesses. Make sure the Oscillator fre-quency is within the requirements described in ”OSCCAL – Oscillator Calibration Register” onpage 31.

The following code examples show one assembly and one C function for erase, write, or atomicwrite of the EEPROM. The examples assume that interrupts are controlled (e.g., by disablinginterrupts globally) so that no interrupts will occur during execution of these functions.

Assembly Code Example

EEPROM_write:

; Wait for completion of previous writesbic EECR,EEPErjmp EEPROM_write ; Set Programming modeldiout

r16, (0<; Set up address (r18:r17) in address registerout EEARH, r18out EEARL, r17

; Write data (r16) to data registerout EEDR, r16

; Write logical one to EEMPEsbi EECR,EEMPE

; Start eeprom write by setting EEPEsbi EECR,EEPEret

C Code Example

void EEPROM_write(unsigned char ucAddress, unsigned char ucData){

/* Wait for completion of previous write */while(EECR & (1</* Set Programming mode */EECR = (0</* Set up address and data registers */EEAR = ucAddress;EEDR = ucData;

/* Write logical one to EEMPE */EECR |= (1</* Start eeprom write by setting EEPE */EECR |= (1<17

2586J–AVR–12/06

元器件交易网www.cecb2b.com

The next code examples show assembly and C functions for reading the EEPROM. The exam-ples assume that interrupts are controlled so that no interrupts will occur during execution ofthese functions.

Assembly Code Example

EEPROM_read:

; Wait for completion of previous writesbic EECR,EEPErjmp EEPROM_read

; Set up address (r18:r17) in address registerout EEARH, r18out EEARL, r17

; Start eeprom read by writing EEREsbi EECR,EERE

; Read data from data registerin r16,EEDRret

C Code Example

unsigned char EEPROM_read(unsigned char ucAddress){

/* Wait for completion of previous write */while(EECR & (1</* Set up address register */EEAR = ucAddress;

/* Start eeprom read by writing EERE */EECR |= (1</* Return data from data register */return EEDR;}

6.3.6

Preventing EEPROM Corruption

During periods of low VCC, the EEPROM data can be corrupted because the supply voltage istoo low for the CPU and the EEPROM to operate properly. These issues are the same as forboard level systems using EEPROM, and the same design solutions should be applied.

An EEPROM data corruption can be caused by two situations when the voltage is too low. First,a regular write sequence to the EEPROM requires a minimum voltage to operate correctly. Sec-ondly, the CPU itself can execute instructions incorrectly, if the supply voltage is too low.EEPROM data corruption can easily be avoided by following this design recommendation:Keep the AVR RESET active (low) during periods of insufficient power supply voltage. This canbe done by enabling the internal Brown-out Detector (BOD). If the detection level of the internalBOD does not match the needed detection level, an external low VCC reset protection circuit canbe used. If a reset occurs while a write operation is in progress, the write operation will be com-pleted provided that the power supply voltage is sufficient.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

6.4I/O Memory

The I/O space definition of the ATtiny25/45/85 is shown in ”Register Summary” on page 199.All ATtiny25/45/85 I/Os and peripherals are placed in the I/O space. All I/O locations may beaccessed by the LD/LDS/LDD and ST/STS/STD instructions, transferring data between the 32general purpose working registers and the I/O space. I/O Registers within the address range0x00 - 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, thevalue of single bits can be checked by using the SBIS and SBIC instructions. Refer to the instruction set section for more details. When using the I/O specific commands IN and OUT, the

I/O addresses 0x00 - 0x3F must be used. When addressing I/O Registers as data space usingLD and ST instructions, 0x20 must be added to these addresses. For compatibility with future devices, reserved bits should be written to zero if accessed.Reserved I/O memory addresses should never be written.

Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBIinstructions will only operate on the specified bit, and can therefore be used on registers contain-ing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.The I/O and Peripherals Control Registers are explained in later sections.

6.5

6.5.1

EEARH and EEARL – EEPROM Address Register

Bit0x1F0x1EBitRead/WriteRead/WriteInitialValueInitialValue

7-EEAR77RR/W0X

6-EEAR66RR/W0X

5-EEAR55RR/W0X

4-EEAR44RR/W0X

3-EEAR33RR/W0X

2-EEAR22RR/W0X

1-EEAR11RR/W0X

0EEAR8EEAR00R/WR/WXX

EEARHEEARL

•Bit 7:1 – Res6:0: Reserved Bits

These bits are reserved for future use and will always read as 0 in ATtiny25/45/85.

•Bits 8:0 – EEAR8:0: EEPROM Address

The EEPROM Address Registers – EEARH and EEARL – specifies the high EEPROM addressin the 128/256/512 bytes EEPROM space. The EEPROM data bytes are addressed linearlybetween 0 and 127/255/511. The initial value of EEAR is undefined. A proper value must be writ-ten before the EEPROM may be accessed.

6.5.2

EEDR – EEPROM Data Register

Bit0x1DRead/WriteInitialValue

7EEDR7R/W0

6EEDR6R/W0

5EEDR5R/W0

4EEDR4R/W0

3EEDR3R/W0

2EEDR2R/W0

1EEDR1R/W0

0EEDR0R/W0

EEDR

•Bits 7:0 – EEDR7:0: EEPROM Data

For the EEPROM write operation the EEDR Register contains the data to be written to theEEPROM in the address given by the EEAR Register. For the EEPROM read operation, theEEDR contains the data read out from the EEPROM at the address given by EEAR.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

6.5.3EECR – EEPROM Control Register

Bit0x1CRead/WriteInitial Value

7–R0

6–R0

5EEPM1R/WX

4EEPM0R/WX

3EERIER/W0

2EEMPER/W0

1EEPER/WX

0EERER/W0

EECR

•Bit 7 – Res: Reserved Bit

This bit is reserved for future use and will always read as 0 in ATtiny25/45/85. For compatibilitywith future AVR devices, always write this bit to zero. After reading, mask out this bit.•Bit 6 – Res: Reserved Bit

This bit is reserved in the ATtiny25/45/85 and will always read as zero.

•Bits 5:4 – EEPM1 and EEPM0: EEPROM Programming Mode Bits

The EEPROM Programming mode bits setting defines which programming action that will betriggered when writing EEPE. It is possible to program data in one atomic operation (erase theold value and program the new value) or to split the Erase and Write operations in two differentoperations. The Programming times for the different modes are shown in Table 6-1. While EEPEis set, any write to EEPMn will be ignored. During reset, the EEPMn bits will be reset to 0b00unless the EEPROM is busy programming.Table 6-1.

EEPM10011

EEPROM Mode Bits

EEPM00101

Programming

Time

3.4 ms1.8 ms1.8 ms–

Operation

Erase and Write in one operation (Atomic Operation)Erase OnlyWrite Only

Reserved for future use

•Bit 3 – EERIE: EEPROM Ready Interrupt Enable

Writing EERIE to one enables the EEPROM Ready Interrupt if the I-bit in SREG is set. WritingEERIE to zero disables the interrupt. The EEPROM Ready Interrupt generates a constant inter-rupt when Non-volatile memory is ready for programming.

•Bit 2 – EEMPE: EEPROM Master Program Enable

The EEMPE bit determines whether writing EEPE to one will have effect or not.

When EEMPE is set, setting EEPE within four clock cycles will program the EEPROM at theselected address. If EEMPE is zero, setting EEPE will have no effect. When EEMPE has beenwritten to one by software, hardware clears the bit to zero after four clock cycles.

•Bit 1 – EEPE: EEPROM Program Enable

The EEPROM Program Enable Signal EEPE is the programming enable signal to the EEPROM.When EEPE is written, the EEPROM will be programmed according to the EEPMn bits setting.The EEMPE bit must be written to one before a logical one is written to EEPE, otherwise noEEPROM write takes place. When the write access time has elapsed, the EEPE bit is cleared

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

by hardware. When EEPE has been set, the CPU is halted for two cycles before the nextinstruction is executed.

•Bit 0 – EERE: EEPROM Read Enable

The EEPROM Read Enable Signal – EERE – is the read strobe to the EEPROM. When the cor-rect address is set up in the EEAR Register, the EERE bit must be written to one to trigger theEEPROM read. The EEPROM read access takes one instruction, and the requested data isavailable immediately. When the EEPROM is read, the CPU is halted for four cycles before thenext instruction is executed. The user should poll the EEPE bit before starting the read opera-tion. If a write operation is in progress, it is neither possible to read the EEPROM, nor to changethe EEAR Register.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

7.System Clock and Clock Options

7.1

Clock Systems and their Distribution

Figure 7-1 presents the principal clock systems in the AVR and their distribution. All of the clocksneed not be active at a given time. In order to reduce power consumption, the clocks to modulesnot being used can be halted by using different sleep modes, as described in ”Power Manage-ment and Sleep Modes” on page 34. The clock systems are detailed below.Figure 7-1.

Clock Distribution

ADCGeneral I/OModulesCPU CoreRAMFlash andEEPROMclkPCKclkI/OclkADCAVR ClockControl UnitclkCPUclkFLASHReset LogicSource clockWatchdog TimerClockMultiplexerWatchdogOscillatorPLLOscillatorExternal ClockCalibrated RCCrystalOscillatorLow-FrequencyCrystal OscillatorclkPCKCalibrated RCOscillatorSystem ClockPrescalerWatchdog clock7.1.1

CPU Clock – clkCPU

The CPU clock is routed to parts of the system concerned with operation of the AVR core.Examples of such modules are the General Purpose Register File, the Status Register and theData memory holding the Stack Pointer. Halting the CPU clock inhibits the core from performinggeneral operations and calculations.I/O Clock – clkI/O

The I/O clock is used by the majority of the I/O modules, like Timer/Counter. The I/O clock isalso used by the External Interrupt module, but note that some external interrupts are detectedby asynchronous logic, allowing such interrupts to be detected even if the I/O clock is halted.Flash Clock – clkFLASH

The Flash clock controls operation of the Flash interface. The Flash clock is usually active simul-taneously with the CPU clock.ADC Clock – clkADC

The ADC is provided with a dedicated clock domain. This allows halting the CPU and I/O clocksin order to reduce noise generated by digital circuitry. This gives more accurate ADC conversionresults.

7.1.2

7.1.3

7.1.4

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

7.1.5

Internal PLL for Fast Peripheral Clock Generation - clkPCK

The internal PLL in ATtiny25/45/85 generates a clock frequency that is 8x multiplied from asource input. By default, the PLL uses the output of the internal, 8.0 MHz RC oscillator assource. Alternatively, if bit LSM of PLLCSR is set the PLL will use the output of the RC oscillatordivided by two. Thus the output of the PLL, the fast peripheral clock is 64 MHz. The fast periph-eral clock, or a clock prescaled from that, can be selected as the clock source forTimer/Counter1 or as a system clock. See Figure 7-2. The frequency of the fast peripheral clockis divided by two when LSM of PLLCSR is set, resulting in a clock frequency of 32 MHz. Note,that LSM can not be set if PLLCLK is used as system clock.

Figure 7-2.

OSCCALPCK Clocking System.

LSMPLLECKSEL3:0CLKPS3:0LOCKDETECTOR1/28.0 MHzOSCILLATORPLOCK4 MHzPCK8 MHzPLL8x64 / 32 MHz1/416 MHz8 MHzPRESCALERSYSTEMCLOCKXTAL1XTAL2OSCILLATORSSince the ATtiny25/45/85 device is a migration path for ATtiny15, there is an ATtiny15 compati-bility mode for supporting the backward compatibility with ATtiny15. The ATtiny15 compatibilitymode is selected by programming the CKSEL fuses to ‘0011’. In the ATtiny15 compatibilitymode the frequency of the internal RC oscillator is calibrated down to 6.4 MHz and the multipli-cation factor of the PLL is set to 4x. See Figure 7-3. With these adjustments the clocking systemis ATtiny15 compatible and the resulting fast peripheral clock has a frequency of 25.6 MHz(same as in ATtiny15). Note, that low speed mode is not implemented in ATtiny15 compatibilitymode.Figure 7-3.

PCK Clocking System in ATtiny15 Compatibility Mode.

OSCCALPLLEPLL8x1/23.2 MHz25.6 MHzPCK6.4 MHzOSCILLATORLOCKDETECTORPLOCK1/41.6 MHzSYSTEMCLOCKThe PLL is locked on the RC oscillator and adjusting the RC oscillator via OSCCAL register willadjust the fast peripheral clock at the same time. However, even if the RC oscillator is taken to ahigher frequency than 8 MHz, the fast peripheral clock frequency saturates at 85 MHz (worstcase) and remains oscillating at the maximum frequency. It should be noted that the PLL in thiscase is not locked any longer with the RC oscillator clock. Therefore, it is recommended not to

2586J–AVR–12/06

元器件交易网www.cecb2b.com

take the OSCCAL adjustments to a higher frequency than 8 MHz in order to keep the PLL in thecorrect operating range.

The internal PLL is enabled when:

•The PLLE bit in the register PLLCSR is set.•The CKSEL fuse is programmed to ‘0001’. •The CKSEL fuse is programmed to ‘0011’. The PLLCSR bit PLOCK is set when PLL is locked.

Both internal RC oscillator and PLL are switched off in power down and stand-by sleep modes.Figure 7-4.

PCK Clocking System

PLLCK & CKSEL FUSESCLKPS3..0OSCCALPLLELock DetectorPLOCKRC OSCILLATOR8.0 MHz / 6.4 MHzPLL8x / 4xPCK64 / 25.6 MHzDIVIDEBY 4XTAL1XTAL2OSCILLATORSSystem ClockPrescalerSYSTEMCLOCK7.2Clock Sources

The device has the following clock source options, selectable by Flash Fuse bits as shownbelow. The clock from the selected source is input to the AVR clock generator, and routed to theappropriate modules.Table 7-1.

External ClockPLL Clock

Calibrated Internal RC Oscillator 8.0 MHzCalibrated Internal RC Oscillator 6.4 MHz(2)Watchdog Oscillator 128 kHz

Device Clocking Options Select(1)

CKSEL3:000000001001000110100

Device Clocking Option

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Table 7-1.

Device Clocking Options Select(1)

CKSEL3:001101000-11110101, 0111

Device Clocking OptionExternal Low-Frequency CrystalExternal Crystal/Ceramic ResonatorReservedNote:

1.For all fuses “1” means unprogrammed while “0” means programmed.

2.This setting will select ATtiny15 Compatibility Mode, where the system clock is divided by four,

resulting in a 1.6 MHz clock frequency.

The various choices for each clocking option is given in the following sections. When the CPUwakes up from Power-down, the selected clock source is used to time the start-up, ensuring sta-ble Oscillator operation before instruction execution starts. When the CPU starts from reset,there is an additional delay allowing the power to reach a stable level before commencing nor-mal operation. The Watchdog Oscillator is used for timing this real-time part of the start-up time.The number of WDT Oscillator cycles used for each time-out is shown in Table 7-2.Table 7-2.

Number of Watchdog Oscillator Cycles

Typ Time-out

4 ms64 ms

Number of Cycles

5128K (8,192)

7.3Default Clock Source

The device is shipped with CKSEL = “0010”, SUT = “10”, and CKDIV8 programmed. The defaultclock source setting is therefore the Internal RC Oscillator running at 8 MHz with longest start-uptime and an initial system clock prescaling of 8, resulting in 1.0 MHz system clock. This defaultsetting ensures that all users can make their desired clock source setting using an In-System orHigh-voltage Programmer.

7.4Crystal Oscillator

XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier which can be con-figured for use as an On-chip Oscillator, as shown in Figure 7-5. Either a quartz crystal or aceramic resonator may be used.

C1 and C2 should always be equal for both crystals and resonators. The optimal value of thecapacitors depends on the crystal or resonator in use, the amount of stray capacitance, and theelectromagnetic noise of the environment. Some initial guidelines for choosing capacitors foruse with crystals are given in Table 7-3. For ceramic resonators, the capacitor values given bythe manufacturer should be used.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Figure 7-5.Crystal Oscillator Connections

C2C1XTAL2XTAL1GNDThe Oscillator can operate in three different modes, each optimized for a specific frequencyrange. The operating mode is selected by the fuses CKSEL3..1 as shown in Table 7-3.Table 7-3.

CKSEL3:1100(1)101110111Notes:

Crystal Oscillator Operating Modes

Frequency Range (MHz)

0.4 - 0.90.9 - 3.03.0 - 8.08.0 -Recommended Range for Capacitors C1 and

C2 for Use with Crystals (pF)

–12 - 2212 - 2212 - 22

1.This option should not be used with crystals, only with ceramic resonators.

The CKSEL0 Fuse together with the SUT1..0 Fuses select the start-up times as shown in Table7-4.Table 7-4.

Start-up Times for the Crystal Oscillator Clock Selection

Start-up Time from

Power-down

258 CK(1)258 CK(1)1K (1024) CK(2)1K (1024)CK(2)1K (1024)CK(2)16K (16384) CK16K (16384) CK 16K (16384) CK

Additional Delay from Reset (VCC = 5.0V)14CK + 4.ms14CK + 64 ms

14CK14CK + 4 ms14CK + 64 ms

14CK14CK + 4.ms14CK + 64 ms

CKSEL0

00001111

SUT1:00001101100011011

Recommended UsageCeramic resonator, fast rising power

Ceramic resonator, slowly rising power

Ceramic resonator, BOD enabled

Ceramic resonator, fast rising power

Ceramic resonator, slowly rising power

Crystal Oscillator, BOD enabled

Crystal Oscillator, fast rising power

Crystal Oscillator, slowly rising power

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Notes:

1.These options should only be used when not operating close to the maximum frequency of the

device, and only if frequency stability at start-up is not important for the application. These options are not suitable for crystals.

2.These options are intended for use with ceramic resonators and will ensure frequency stability

at start-up. They can also be used with crystals when not operating close to the maximum fre-quency of the device, and if frequency stability at start-up is not important for the application.

7.5Low-frequency Crystal Oscillator

To use a 32.768kHz watch crystal as the clock source for the device, the low-frequency crystaloscillator must be selected by setting CKSEL fuses to ‘0110’. The crystal should be connectedas shown in Figure 7-5. To find suitable load capacitance for a 32.768 kHz crysal, please consultthe crystal datasheet.

When this oscillator is selected, start-up times are determined by the SUT fuses as shown inTable 7-5.Table 7-5.

SUT1:000011011Notes:

Start-up Times for the Low Frequency Crystal Oscillator Clock Selection

Start-up Time from

Power Down1K (1024) CK(1)1K (1024) CK(1)32K (32768) CK

Additional Delay from Reset (VCC = 5.0V)

4 ms64 ms64 msReserved

Recommended usageFast rising power or BOD enabled

Slowly rising powerStable frequency at start-up

1.These options should only be used if frequency stability at start-up is not important for the

application.

7.6Calibrated Internal RC Oscillator

By default, the Internal RC Oscillator provides an approximate 8.0 MHz clock. Though voltageand temperature dependent, this clock can be very accurately calibrated by the user. See Table23-1 on page 169 and ”Internal Oscillator Speed” on page 191 for more details. The device isshipped with the CKDIV8 Fuse programmed. See ”System Clock Prescaler” on page 30 formore details.

This clock may be selected as the system clock by programming the CKSEL Fuses as shown inTable 7-6 on page 28. If selected, it will operate with no external components. During reset,hardware loads the pre-programmed calibration value into the OSCCAL Register and therebyautomatically calibrates the RC Oscillator. The accuracy of this calibration is shown as Factorycalibration in Table 23-1 on page 169.

By changing the OSCCAL register from SW, see ”OSCCAL – Oscillator Calibration Register” onpage 31, it is possible to get a higher calibration accuracy than by using the factory calibration.The accuracy of this calibration is shown as User calibration in Table 23-1 on page 169.When this Oscillator is used as the chip clock, the Watchdog Oscillator will still be used for theWatchdog Timer and for the Reset Time-out. For more information on the pre-programmed cali-bration value, see the section ”Calibration Byte” on page 153.

In addition the calibrated internal RC Oscillator provides a 6.4 MHz clock that is chosen by writ-ing the CKSEL fuses to “0011” as shown in Table 7-6 on page 28. When this CKSEL setting iswritten the nominal frequency of the calibrated internal RC Oscillator is calibrated down to 6.4

2586J–AVR–12/06

元器件交易网www.cecb2b.com

MHz. This clock frequency is needed for the ATtiny15 compatibility mode. In ATtiny15 compati-bility mode the PLL uses the internal RC oscillator running at 6.4 MHz to generate a 25.6 MHzperipheral clock signal for Timer/Counter1. Note that in this mode of operation the 6.4 MHz clocksignal is always divided by four, providing a 1.6 MHz system clock.Table 7-6.

Internal Calibrated RC Oscillator Operating Modes

CKSEL3:00010(1)0011

Note:

1.The device is shipped with this option selected.

2.This setting will select ATtiny15 Compatibility Mode, where the system clock is divided by four,

resulting in a 1.6 MHz clock frequency.

Nominal Frequency

8.0 MHz6.4 MHz(2)

When this Oscillator is selected, start-up times are determined by the SUT Fuses as shown inTable 7-7 and the start-up times in ATtiny15 compatibility mode in Table 7-8..Table 7-7.

SUT1:0000110(1)11Note:

Start-up Times for the Internal Calibrated RC Oscillator Clock Selection

Start-up Time from Power-down

6 CK6 CK6 CK

Additional Delay from Reset (VCC = 5.0V)

14CK14CK + 4 ms14CK + 64 msReserved

Recommended UsageBOD enabledFast rising powerSlowly rising power

1.The device is shipped with this option selected.

Table 7-8.

SUT1:0000110(1)11

Start-up Times for the Internal Calibrated RC Oscillator Clock Selection

Start-up Time from Power-down

6 CK6 CK6 CK1 CK

Additional Delay from Reset (VCC = 5.0V)

14CK + 64 ms14CK + 64 ms14CK + 4 ms

14CK

Recommended Usage

7.7External Clock

To drive the device from an external clock source, CLKI should be driven as shown in Figure 7-6. To run the device on an external clock, the CKSEL Fuses must be programmed to “00”.Figure 7-6.

External Clock Drive Configuration

EXTERNALCLOCKSIGNALCLKIGND28

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

When this clock source is selected, start-up times are determined by the SUT Fuses as shown inTable 7-9.Table 7-9.

SUT1:000011011

Start-up Times for the External Clock Selection

Start-up Time from

Power-down

6 CK6 CK6 CK

Additional Delay from

Reset

14CK14CK + 4 ms14CK + 64 msReserved

Recommended UsageBOD enabledFast rising powerSlowly rising power

Note that the System Clock Prescaler can be used to implement run-time changes of the internalclock frequency while still ensuring stable operation. Refer to ”System Clock Prescaler” on page30 for details.

7.8

High Frequency PLL Clock - PLLCLK

There is an internal PLL that provides nominally 64 MHz clock rate locked to the RC Oscillatorfor the use of the Peripheral Timer/Counter1 and for the system clock source. When selected asa system clock source, by programming the CKSEL fuses to ‘0001’, it is divided by four likeshown in Table 7-10. When this clock source is selected, start-up times are determined by theSUT fuses as shown in Table 7-11. See also ”PCK Clocking System” on page 24.Table 7-10.

High Frequency PLL Clock Operating Modes

CKSEL3:00001

Nominal Frequency

16 MHz

Table 7-11.

SUT1:000011011

Start-up Times for the High Frequency PLL Clock

Start-up Time from

Power Down14CK + 1K (1024) CK + 4 ms14CK + 16K (16384) CK + 4 ms14CK + 1K (1024) CK + 64 ms14CK + 16K (16384) CK + 64 ms

Additional Delay fromPower-On Reset (VCC = 5.0V)

4 ms4 ms4 ms4 ms

Recommended usageBOD enabledFast rising powerSlowly rising powerSlowly rising power

7.9128 kHz Internal Oscillator

The 128 kHz internal Oscillator is a low power Oscillator providing a clock of 128 kHz. The fre-quency is nominal at 3V and 25°C. This clock may be select as the system clock byprogramming the CKSEL Fuses to “11”.

When this clock source is selected, start-up times are determined by the SUT Fuses as shown inTable 7-12.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Table 7-12.

SUT1:000011011

Start-up Times for the 128 kHz Internal Oscillator

Start-up Time from

Power-down

6 CK6 CK6 CK

Additional Delay from

Reset

14CK14CK + 4 ms14CK + 64 msReserved

Recommended UsageBOD enabledFast rising powerSlowly rising power

7.10Clock Output Buffer

The device can output the system clock on the CLKO pin (when not used as XTAL2 pin). Toenable the output, the CKOUT Fuse has to be programmed. This mode is suitable when the chipclock is used to drive other circuits on the system. Note that the clock will not be output duringreset and the normal operation of I/O pin will be overridden when the fuse is programmed. Anyclock source, including the internal RC Oscillator, can be selected when the clock is output onCLKO. If the System Clock Prescaler is used, it is the divided system clock that is output.

7.11System Clock Prescaler

The ATtiny25/45/85 system clock can be divided by setting the ”CLKPR – Clock Prescale Regis-ter” on page 32. This feature can be used to decrease power consumption when therequirement for processing power is low. This can be used with all clock source options, and itwill affect the clock frequency of the CPU and all synchronous peripherals. clkI/O, clkADC, clkCPU,and clkFLASH are divided by a factor as shown in Table 7-14 on page 32.

7.11.1

Switching Time

When switching between prescaler settings, the System Clock Prescaler ensures that noglitches occur in the clock system and that no intermediate frequency is higher than neither theclock frequency corresponding to the previous setting, nor the clock frequency corresponding tothe new setting.

The ripple counter that implements the prescaler runs at the frequency of the undivided clock,which may be faster than the CPU’s clock frequency. Hence, it is not possible to determine thestate of the prescaler – even if it were readable, and the exact time it takes to switch from oneclock division to another cannot be exactly predicted.

From the time the CLKPS values are written, it takes between T1 + T2 and T1 + 2*T2 before thenew clock frequency is active. In this interval, 2 active clock edges are produced. Here, T1 is theprevious clock period, and T2 is the period corresponding to the new prescaler setting.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

7.12

7.12.1

OSCCAL – Oscillator Calibration Register

Bit0x31Read/WriteInitial Value

7CAL7R/W

6CAL6R/W

5CAL5R/W

4CAL4R/W

3CAL3R/W

2CAL2R/W

1CAL1R/W

0CAL0R/W

OSCCAL

Device Specific Calibration Value

•Bits 7:0 – CAL7:0: Oscillator Calibration Value

The Oscillator Calibration Register is used to trim the Calibrated Internal RC Oscillator toremove process variations from the oscillator frequency. A pre-programmed calibration value isautomatically written to this register during chip reset, giving the Factory calibrated frequency asspecified in Table 23-1 on page 169. The application software can write this register to changethe oscillator frequency. The oscillator can be calibrated to frequencies as specified in Table 23-1 on page 169. Calibration outside that range is not guaranteed.

Note that this oscillator is used to time EEPROM and Flash write accesses, and these writetimes will be affected accordingly. If the EEPROM or Flash are written, do not calibrate to morethan 8.8 MHz. Otherwise, the EEPROM or Flash write may fail.

The CAL7 bit determines the range of operation for the oscillator. Setting this bit to 0 gives thelowest frequency range, setting this bit to 1 gives the highest frequency range. The two fre-quency ranges are overlapping, in other words a setting of OSCCAL = 0x7F gives a higherfrequency than OSCCAL = 0x80.

The CAL6..0 bits are used to tune the frequency within the selected range. A setting of 0x00gives the lowest frequency in that range, and a setting of 0x7F gives the highest frequency in therange.

Avoid changing the calibration value in large steps when calibrating the calibrated internal RCOscillator to ensure stable operation of the MCU. A variation in frequency of more than 2% fromone cycle to the next can lead to unpredicatble behavior. Changes in OSCCAL should notexceed 0x20 for each calibration. It is required to ensure that the MCU is kept in Reset duringsuch changes in the clock frequency

Table 7-13.Internal RC Oscillator Frequency Range

Min Frequency in Percentage of

Nominal Frequency

50%75%100%

Max Frequency in Percentage of

Nominal Frequency

100%150%200%

OSCCAL Value

0x000x3F0x7F

2586J–AVR–12/06

元器件交易网www.cecb2b.com

7.12.2CLKPR – Clock Prescale Register

Bit0x26Read/WriteInitial Value

7CLKPCER/W0

6–R0

5–R0

4–R0

3CLKPS3R/W

2CLKPS2R/W

1CLKPS1R/W

0CLKPS0R/W

CLKPR

See Bit Description

•Bit 7 – CLKPCE: Clock Prescaler Change Enable

The CLKPCE bit must be written to logic one to enable change of the CLKPS bits. The CLKPCEbit is only updated when the other bits in CLKPR are simultaniosly written to zero. CLKPCE iscleared by hardware four cycles after it is written or when the CLKPS bits are written. Rewritingthe CLKPCE bit within this time-out period does neither extend the time-out period, nor clear theCLKPCE bit.

•Bits 6:4 – Res: Reserved Bits

These bits are reserved bits in the ATtiny25/45/85 and will always read as zero.

•Bits 3:0 – CLKPS3:0: Clock Prescaler Select Bits 3 - 0

These bits define the division factor between the selected clock source and the internal systemclock. These bits can be written run-time to vary the clock frequency to suit the applicationrequirements. As the divider divides the master clock input to the MCU, the speed of all synchro-nous peripherals is reduced when a division factor is used. The division factors are given inTable 7-14.

To avoid unintentional changes of clock frequency, a special write procedure must be followedto change the CLKPS bits:

1.Write the Clock Prescaler Change Enable (CLKPCE) bit to one and all other bits in

CLKPR to zero.2.Within four cycles, write the desired value to CLKPS while writing a zero to CLKPCE. Interrupts must be disabled when changing prescaler setting to make sure the write procedure isnot interrupted.

The CKDIV8 Fuse determines the initial value of the CLKPS bits. If CKDIV8 is unprogrammed,the CLKPS bits will be reset to “0000”. If CKDIV8 is programmed, CLKPS bits are reset to“0011”, giving a division factor of eight at start up. This feature should be used if the selectedclock source has a higher frequency than the maximum frequency of the device at the presentoperating conditions. Note that any value can be written to the CLKPS bits regardless of theCKDIV8 Fuse setting. The Application software must ensure that a sufficient division factor ischosen if the selcted clock source has a higher frequency than the maximum frequency of thedevice at the present operating conditions. The device is shipped with the CKDIV8 Fuseprogrammed.Table 7-14.

CLKPS3

0000

Clock Prescaler Select

CLKPS2

0000

CLKPS1

0011

CLKPS0

0101

Clock Division Factor

1248

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Table 7-14.

CLKPS3

000011111111

Clock Prescaler Select

CLKPS2

111100001111

CLKPS1

001100110011

CLKPS0

010101010101

Clock Division Factor

163264128256ReservedReservedReservedReservedReservedReservedReserved

Note, that the prescaler is disabled in ATtiny15 compatibility mode and that neither writing toCLKPR, nor programming the CKDIV8 fuse has any effect on the system clock (which willalways be 1.6 MHz).

2586J–AVR–12/06

元器件交易网www.cecb2b.com

8.Power Management and Sleep Modes

The high performance and industry leading code efficiency makes the AVR microcontrollers anideal choise for low power applications.

Sleep modes enable the application to shut down unused modules in the MCU, thereby savingpower. The AVR provides various sleep modes allowing the user to tailor the power consump-tion to the application’s requirements.

Figure 7-1 on page 22 presents the different clock systems in the ATtiny25/45/85, and their dis-tribution. The figure is helpful in selecting an appropriate sleep mode. Table 8-1 shows thedifferent sleep modes, their wake-up sources and BOD Disable ability.

Table 8-1.Active Clock Domains and Wake-up Sources in the Different Sleep Modes

Active Clock Domains

Oscillators

Wake-up Sources

USI Start ConditionMain Clock Source EnabledSPM/EEPROMReadySleep ModeIdleADC NoiseReductionPower-down

XXX

XX(1)X(1)

XXX

XXXX

X(2)

Note:1.For INT0, only level interrupt.

2.The Sleeping BOD is available in ATtiny45.

To enter any of the three sleep modes, the SE bit in MCUCR must be written to logic one and aSLEEP instruction must be executed. The SM1:0 bits in the MCUCR Register select which sleepmode (Idle, ADC Noise Reduction or Power-down) will be activated by the SLEEP instruction.See Table 8-2 for a summary.

If an enabled interrupt occurs while the MCU is in a sleep mode, the MCU wakes up. The MCUis then halted for four cycles in addition to the start-up time, executes the interrupt routine, andresumes execution from the instruction following SLEEP. The contents of the Register File andSRAM are unaltered when the device wakes up from sleep. If a reset occurs during sleep mode,the MCU wakes up and executes from the Reset Vector.

8.1BOD Disable

When the Brown-out Detector (BOD) is enabled by BODLEVEL fuses, Table 22-4 on page 152,the BOD is actively monitoring the power supply voltage during a sleep period. To save power, itis possible to disable the BOD by software in ATtiny45 for some sleep modes, see Table 8-1 onpage 34. The sleep mode power consumption will then be at the same level as when BOD is glo-bally disabled by fuses.

ATtiny25/45/85

2586J–AVR–12/06

Sleeping BODINT0 and Pin ChangeWatchdog InterruptOther I/OclkFLASHclkCPUclkADCclkPCKADCclkIO元器件交易网www.cecb2b.com

ATtiny25/45/85

If BOD is disabled by software, the BOD function is turned off immediately after entering thesleep mode. Upon wake-up from sleep, BOD is automatically enabled again. This ensures safeoperation in case the VCC level has dropped during the sleep period.

When the BOD has been disabled, the wake-up time from sleep mode will be the same as wake-ing up from RESET to ensure that the BOD is working correctly before the MCU continuesexecuting code.

BOD disable is controlled by bit 6, BODS (BOD Sleep) in the control register MCUCR, see”MCUCR – MCU Control Register” on page 37. Writing this bit to one turns off the BOD in rele-vant sleep modes, while a zero in this bit keeps BOD active. Default setting keeps BOD active,i.e. BODS set to zero.

Writing to the BODS bit is controlled by a timed sequence and an enable bit, see ”MCUCR –MCU Control Register” on page 37.

8.2Idle Mode

When the SM1:0 bits are written to 00, the SLEEP instruction makes the MCU enter Idle mode,stopping the CPU but allowing Analog Comparator, ADC, USI, Timer/Counter, Watchdog, andthe interrupt system to continue operating. This sleep mode basically halts clkCPU and clkFLASH,while allowing the other clocks to run.

Idle mode enables the MCU to wake up from external triggered interrupts as well as internalones like the Timer Overflow. If wake-up from the Analog Comparator interrupt is not required,the Analog Comparator can be powered down by setting the ACD bit in ”ACSR – Analog Com-parator Control and Status Register” on page 124. This will reduce power consumption in Idlemode. If the ADC is enabled, a conversion starts automatically when this mode is entered.

8.3ADC Noise Reduction Mode

When the SM1:0 bits are written to 01, the SLEEP instruction makes the MCU enter ADC NoiseReduction mode, stopping the CPU but allowing the ADC, USI, the external interrupts, and theWatchdog to continue operating (if enabled). This sleep mode halts clkI/O, clkCPU, and clkFLASH,while allowing the other clocks to run.

This improves the noise environment for the ADC, enabling higher resolution measurements. Ifthe ADC is enabled, a conversion starts automatically when this mode is entered. Apart form theADC Conversion Complete interrupt, only an External Reset, a Watchdog Reset, a Brown-outReset, an SPM/EEPROM ready interrupt, an external level interrupt on INT0 or a pin changeinterrupt can wake up the MCU from ADC Noise Reduction mode.

8.4Power-down Mode

When the SM1:0 bits are written to 10, the SLEEP instruction makes the MCU enter Power-down mode. In this mode, the Oscillator is stopped, while the external interrupts, the USI startcondition detection and the Watchdog continue operating (if enabled). Only an External Reset, aWatchdog Reset, a Brown-out Reset, USI start condition interupt, an external level interrupt onINT0 or a pin change interrupt can wake up the MCU. This sleep mode halts all generatedclocks, allowing operation of asynchronous modules only.

Note that if a level triggered interrupt is used for wake-up from Power-down mode, the changedlevel must be held for some time to wake up the MCU. Refer to ”External Interrupts” on page 50for details.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

8.5Power Reduction Register

The Power Reduction Register (PRR), provides a method to stop the clock to individualperipher-als to reduce power consumption. See ”PRR – Power Reduction Register” on page 38 fordetails. The current state of the peripheral is frozenand the I/O registers can not be read or writ-ten. Resources used by the peripheral when stopping the clock will remain occupied, hence theperipheral should in most cases be disabled before stopping the clock. Waking up a module,which is done by clearing the bit in PRR, puts the module in the same state as before shutdown.Module shutdown can be used in Idle mode and Active mode to significantly reduce the overallpower consumption. See ”Power-down Supply Current” on page 180 for examples. In all othersleep modes, the clock is already stopped

8.6Minimizing Power Consumption

There are several issues to consider when trying to minimize the power consumption in an AVRcontrolled system. In general, sleep modes should be used as much as possible, and the sleepmode should be selected so that as few as possible of the device’s functions are operating. Allfunctions not needed should be disabled. In particular, the following modules may need specialconsideration when trying to achieve the lowest possible power consumption.

8.6.1

Analog to Digital Converter

If enabled, the ADC will be enabled in all sleep modes. To save power, the ADC should be dis-abled before entering any sleep mode. When the ADC is turned off and on again, the nextconversion will be an extended conversion. Refer to ”Analog to Digital Converter” on page 126for details on ADC operation.Analog Comparator

When entering Idle mode, the Analog Comparator should be disabled if not used. When enteringADC Noise Reduction mode, the Analog Comparator should be disabled. In the other sleepmodes, the Analog Comparator is automatically disabled. However, if the Analog Comparator isset up to use the Internal Voltage Reference as input, the Analog Comparator should be dis-abled in all sleep modes. Otherwise, the Internal Voltage Reference will be enabled,independent of sleep mode. Refer to ”Analog Comparator” on page 123 for details on how toconfigure the Analog Comparator.Brown-out Detector

If the Brown-out Detector is not needed in the application, this module should be turned off. If theBrown-out Detector is enabled by the BODLEVEL Fuses, it will be enabled in all sleep modes,and hence, always consume power. In the deeper sleep modes, this will contribute significantlyto the total current consumption. Refer to ”Brown-out Detection” on page 41 for details on how toconfigure the Brown-out Detector.Internal Voltage Reference

The Internal Voltage Reference will be enabled when needed by the Brown-out Detection, theAnalog Comparator or the ADC. If these modules are disabled as described in the sectionsabove, the internal voltage reference will be disabled and it will not be consuming power. Whenturned on again, the user must allow the reference to start up before the output is used. If thereference is kept on in sleep mode, the output can be used immediately. Refer to ”Internal Volt-age Reference” on page 42 for details on the start-up time.

8.6.2

8.6.3

8.6.4

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

8.6.5

Watchdog Timer

If the Watchdog Timer is not needed in the application, this module should be turned off. If theWatchdog Timer is enabled, it will be enabled in all sleep modes, and hence, always consumepower. In the deeper sleep modes, this will contribute significantly to the total current consump-tion. Refer to ”Watchdog Timer” on page 43 for details on how to configure the Watchdog Timer.Port Pins

When entering a sleep mode, all port pins should be configured to use minimum power. Themost important thing is then to ensure that no pins drive resistive loads. In sleep modes where

both the I/O clock (clkI/O) and the ADC clock (clkADC) are stopped, the input buffers of the devicewill be disabled. This ensures that no power is consumed by the input logic when not needed. Insome cases, the input logic is needed for detecting wake-up conditions, and it will then beenabled. Refer to the section ”Digital Input Enable and Sleep Modes” on page 57 for details onwhich pins are enabled. If the input buffer is enabled and the input signal is left floating or has ananalog signal level close to VCC/2, the input buffer will use excessive power. For analog input pins, the digital input buffer should be disabled at all times. An analog signallevel close to VCC/2 on an input pin can cause significant current even in active mode. Digitalinput buffers can be disabled by writing to the Digital Input Disable Register (DIDR0). Refer to”DIDR0 – Digital Input Disable Register 0” on page 125 for details.

8.6.6

8.7

8.7.1

MCUCR – MCU Control Register

The MCU Control Register contains control bits for power management.

Bit0x35Read/WriteInitialValue

7BODSR0

6PUDR/W0

5SER/W0

4SM1R/W0

3SM0R/W0

2BODSER0

1ISC01R/W0

0ISC00R/W0

MCUCR

•Bit 7 – BODS: BOD Sleep

The Sleeping BOD is available in ATtiny45. In order to disable BOD during sleep, see Table 8-1on page 34, the BODS bit must be written to logic one. This is controlled by a timed sequenceand the enable bit, BODSE in MCUCR. First, both BODS and BODSE must be set to one. Sec-ond, within four clock cycles, BODS must be set to one and BODSE must be set to zero. TheBODS bit is active three clock cycles after it is set. A sleep instruction must be executed whileBODS is active in order to turn off the BOD for the actual sleep mode. The BODS bit is automat-ically cleared after three clock cycles.

This bit is unused in the ATtiny25/85, and will always read as zero.

•Bit 5 – SE: Sleep Enable

The SE bit must be written to logic one to make the MCU enter the sleep mode when the SLEEPinstruction is executed. To avoid the MCU entering the sleep mode unless it is the programmer’spurpose, it is recommended to write the Sleep Enable (SE) bit to one just before the execution ofthe SLEEP instruction and to clear it immediately after waking up.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

•Bits 4, 3 – SM1:0: Sleep Mode Select Bits 2..0

These bits select between the three available sleep modes as shown in Table 8-2.Table 8-2.

SM10011

Sleep Mode Select

SM00101

Sleep ModeIdle

ADC Noise ReductionPower-downReserved

•Bit 2 – BODSE: BOD Sleep Enable

The software BOD disable is available in ATtiny45. BODSE enables setting of BODS control bit,as explained on BODS bit description. BOD disable is controlled by a timed sequence.This bit is unused in the ATtiny25/85, and will also read as zero.

8.7.2

PRR – Power Reduction Register

Bit0x20Read/WriteInitial Value

7–R0

6-R0

5-R0

4-R0

3PRTIM1R/W0

2PRTIM0R/W0

1PRUSIR/W0

0PRADCR/W0

PRR

•Bits 7:4- Res: Reserved Bits

These bits are reserved bits in the ATtiny25/45/85 and will always read as zero.

•Bit 3- PRTIM1: Power Reduction Timer/Counter1

Writing a logic one to this bit shuts down the Timer/Counter1 module. When the Timer/Counter1is enabled, operation will continue like before the shutdown.

•Bit 2- PRTIM0: Power Reduction Timer/Counter0

Writing a logic one to this bit shuts down the Timer/Counter0 module. When the Timer/Counter0is enabled, operation will continue like before the shutdown.

•Bit 1 - PRUSI: Power Reduction USI

Writing a logic one to this bit shuts down the USI by stopping the clock to the module. Whenwaking up the USI again, the USI should be re initialized to ensure proper operation.

•Bit 0 - PRADC: Power Reduction ADC

Writing a logic one to this bit shuts down the ADC. The ADC must be disabled before shut down.Note that the ADC clock is also used by some parts of the analog comparator, which means thatthe analogue comparator can not be used when this bit is high.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

9.System Control and Reset

9.1

Resetting the AVR

During reset, all I/O Registers are set to their initial values, and the program starts executionfrom the Reset Vector. The instruction placed at the Reset Vector must be a RJMP – RelativeJump – instruction to the reset handling routine. If the program never enables an interruptsource, the Interrupt Vectors are not used, and regular program code can be placed at theselocations. The circuit diagram in Figure 9-1 shows the reset logic. ”System and Reset Character-istics” on page 170 defines the electrical parameters of the reset circuitry.

The I/O ports of the AVR are immediately reset to their initial state when a reset source goesactive. This does not require any clock source to be running.

After all reset sources have gone inactive, a delay counter is invoked, stretching the internalreset. This allows the power to reach a stable level before normal operation starts. The time-outperiod of the delay counter is defined by the user through the SUT and CKSEL Fuses. The dif-ferent selections for the delay period are presented in ”Clock Sources” on page 24.

9.2Reset Sources

The ATtiny25/45/85 has four sources of reset:

•Power-on Reset. The MCU is reset when the supply voltage is below the Power-on Reset threshold (VPOT).

•External Reset. The MCU is reset when a low level is present on the RESET pin for longer than the minimum pulse length.

•Watchdog Reset. The MCU is reset when the Watchdog Timer period expires and the Watchdog is enabled.

•Brown-out Reset. The MCU is reset when the supply voltage VCC is below the Brown-out Reset threshold (VBOT) and the Brown-out Detector is enabled.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Figure 9-1.Reset Logic

DATA BUSMCU StatusRegister (MCUSR)PORFBORFEXTRFWDRFPower-on ResetCircuitBODLEVEL [2..0]Pull-up ResistorSPIKEFILTERBrown-outReset CircuitWatchdogOscillatorClockGeneratorCKDelay CountersTIMEOUTCKSEL[1:0]SUT[1:0]9.3Power-on Reset

A Power-on Reset (POR) pulse is generated by an On-chip detection circuit. The detection levelis defined in ”System and Reset Characteristics” on page 170. The POR is activated wheneverVCC is below the detection level. The POR circuit can be used to trigger the Start-up Reset, aswell as to detect a failure in supply voltage.

A Power-on Reset (POR) circuit ensures that the device is reset from Power-on. Reaching thePower-on Reset threshold voltage invokes the delay counter, which determines how long thedevice is kept in RESET after VCC rise. The RESET signal is activated again, without any delay,when VCC decreases below the detection level.Figure 9-2.

VCCMCU Start-up, RESET Tied to VCC

VPOTRESETVRSTTIME-OUTtTOUTINTERNALRESET40

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Figure 9-3.

VCCMCU Start-up, RESET Extended ExternallyVPOTRESETVRSTTIME-OUTtTOUTINTERNALRESET9.4External Reset

An External Reset is generated by a low level on the RESET pin if enabled. Reset pulses longerthan the minimum pulse width (see ”System and Reset Characteristics” on page 170) will gener-ate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate areset. When the applied signal reaches the Reset Threshold Voltage – VRST – on its positiveedge, the delay counter starts the MCU after the Time-out period – tTOUT – has expired.Figure 9-4.

CCExternal Reset During Operation

9.5Brown-out Detection

ATtiny25/45/85 has an On-chip Brown-out Detection (BOD) circuit for monitoring the VCC levelduring operation by comparing it to a fixed trigger level. The trigger level for the BOD can beselected by the BODLEVEL Fuses. The trigger level has a hysteresis to ensure spike freeBrown-out Detection. The hysteresis on the detection level should be interpreted as VBOT+ =VBOT + VHYST/2 and VBOT- = VBOT - VHYST/2.

When the BOD is enabled, and VCC decreases to a value below the trigger level (VBOT- in Figure9-5), the Brown-out Reset is immediately activated. When VCC increases above the trigger level(VBOT+ in Figure 9-5), the delay counter starts the MCU after the Time-out period tTOUT hasexpired.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

The BOD circuit will only detect a drop in VCC if the voltage stays below the trigger level forlonger than tBOD given in ”System and Reset Characteristics” on page 170.Figure 9-5.

Brown-out Reset During Operation

VCCVBOT-VBOT+RESETTIME-OUTtTOUTINTERNALRESET9.6Watchdog Reset

When the Watchdog times out, it will generate a short reset pulse of one CK cycle duration. Onthe falling edge of this pulse, the delay timer starts counting the Time-out period tTOUT. Refer topage 43 for details on operation of the Watchdog Timer.Figure 9-6.

CCWatchdog Reset During Operation

CK9.7Internal Voltage Reference

ATtiny25/45/85 features an internal bandgap reference. This reference is used for Brown-outDetection, and it can be used as an input to the Analog Comparator or the ADC.

9.7.1

Voltage Reference Enable Signals and Start-up Time

The voltage reference has a start-up time that may influence the way it should be used. Thestart-up time is given in ”System and Reset Characteristics” on page 170. To save power, thereference is not always turned on. The reference is on during the following situations:

1.When the BOD is enabled (by programming the BODLEVEL [2..0] Fuse Bits).2.When the bandgap reference is connected to the Analog Comparator (by setting the

ACBG bit in ACSR).3.When the ADC is enabled.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Thus, when the BOD is not enabled, after setting the ACBG bit or enabling the ADC, the usermust always allow the reference to start up before the output from the Analog Comparator orADC is used. To reduce power consumption in Power-down mode, the user can avoid the threeconditions above to ensure that the reference is turned off before entering Power-down mode.

9.8Watchdog Timer

The Watchdog Timer is clocked from an On-chip Oscillator which runs at 128kHz. By controllingthe Watchdog Timer prescaler, the Watchdog Reset interval can be adjusted as shown in Table9-3 on page 46. The WDR – Watchdog Reset – instruction resets the Watchdog Timer. TheWatchdog Timer is also reset when it is disabled and when a Chip Reset occurs. Ten differentclock cycle periods can be selected to determine the reset period. If the reset period expireswithout another Watchdog Reset, the ATtiny25/45/85 resets and executes from the Reset Vec-tor. For timing details on the Watchdog Reset, refer to Table 9-3 on page 46.

The Wathdog Timer can also be configured to generate an interrupt instead of a reset. This canbe very helpful when using the Watchdog to wake-up from Power-down.

To prevent unintentional disabling of the Watchdog or unintentional change of time-out period,two different safety levels are selected by the fuse WDTON as shown in Table 9-1. Refer to”Timed Sequences for Changing the Configuration of the Watchdog Timer” on page 43 fordetails.

Table 9-1.

WDTON

WDT Configuration as a Function of the Fuse Settings of WDTON

Safety Level12

WDT Initial StateDisabledEnabled

How to Disable the WDT

Timed sequenceAlways enabled

How to Change Time-out

No limitationsTimed sequence

UnprogrammedProgrammed

Figure 9-7.Watchdog Timer

128 kHzOSCILLATOROSC/2KOSC/4KOSC/8KWATCHDOGPRESCALEROSC/1024KOSC/128KOSC/256KOSC/512KOSC/16KOSC/32KOSC/64KWATCHDOGRESETWDP0WDP1WDP2WDP3WDEMCU RESET9.9Timed Sequences for Changing the Configuration of the Watchdog Timer

The sequence for changing configuration differs slightly between the two safety levels. Separateprocedures are described for each level.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

9.9.1Safety Level 1

In this mode, the Watchdog Timer is initially disabled, but can be enabled by writing the WDE bitto one without any restriction. A timed sequence is needed when disabling an enabled Watch-dog Timer. To disable an enabled Watchdog Timer, the following procedure must be followed:1.In the same operation, write a logic one to WDCE and WDE. A logic one must be written

to WDE regardless of the previous value of the WDE bit.2.Within the next four clock cycles, in the same operation, write the WDE and WDP bits as

desired, but with the WDCE bit cleared.

9.9.2Safety Level 2

In this mode, the Watchdog Timer is always enabled, and the WDE bit will always read as one. Atimed sequence is needed when changing the Watchdog Time-out period. To change theWatchdog Time-out, the following procedure must be followed:

1.In the same operation, write a logical one to WDCE and WDE. Even though the WDE

always is set, the WDE must be written to one to start the timed sequence.2.Within the next four clock cycles, in the same operation, write the WDP bits as desired,

but with the WDCE bit cleared. The value written to the WDE bit is irrelevant.

9.10

9.10.1

MCUSR – MCU Status Register

The MCU Status Register provides information on which reset source caused an MCU Reset.

Bit0x34Read/WriteInitial Value

7–R0

6–R0

5–R0

4–R0

3WDRFR/W

2BORFR/W

1EXTRFR/W

0PORFR/W

MCUSR

See Bit Description

•Bits 7..4 – Res: Reserved Bits

These bits are reserved bits in the ATtiny25/45/85 and will always read as zero.

•Bit 3 – WDRF: Watchdog Reset Flag

This bit is set if a Watchdog Reset occurs. The bit is reset by a Power-on Reset, or by writing alogic zero to the flag.

•Bit 2 – BORF: Brown-out Reset Flag

This bit is set if a Brown-out Reset occurs. The bit is reset by a Power-on Reset, or by writing alogic zero to the flag.

•Bit 1 – EXTRF: External Reset Flag

This bit is set if an External Reset occurs. The bit is reset by a Power-on Reset, or by writing alogic zero to the flag.

•Bit 0 – PORF: Power-on Reset Flag

This bit is set if a Power-on Reset occurs. The bit is reset only by writing a logic zero to the flag.To make use of the Reset Flags to identify a reset condition, the user should read and then resetthe MCUSR as early as possible in the program. If the register is cleared before another resetoccurs, the source of the reset can be found by examining the Reset Flags.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

9.10.2

WDTCR – Watchdog Timer Control Register

Bit0x21Read/WriteInitial Value

7WDIFR/W0

6WDIER/W0

5WDP3R/W0

4WDCER/W0

3WDER/WX

2WDP2R/W0

1WDP1R/W0

0WDP0R/W0

WDTCR

•Bit 7 – WDIF: Watchdog Timeout Interrupt Flag

This bit is set when a time-out occurs in the Watchdog Timer and the Watchdog Timer is config-ured for interrupt. WDIF is cleared by hardware when executing the corresponding interrupthandling vector. Alternatively, WDIF is cleared by writing a logic one to the flag. When the I-bit inSREG and WDIE are set, the Watchdog Time-out Interrupt is executed.

•Bit 6 – WDIE: Watchdog Timeout Interrupt Enable

When this bit is written to one, WDE is cleared, and the I-bit in the Status Register is set, theWatchdog Time-out Interrupt is enabled. In this mode the corresponding interrupt is executedinstead of a reset if a timeout in the Watchdog Timer occurs.

If WDE is set, WDIE is automatically cleared by hardware when a time-out occurs. This is usefulfor keeping the Watchdog Reset security while using the interrupt. After the WDIE bit is cleared,the next time-out will generate a reset. To avoid the Watchdog Reset, WDIE must be set aftereach interrupt.

Table 9-2.

WDE0011

Watchdog Timer Configuration

WDIE0101

Watchdog Timer StateStoppedRunningRunningRunning

Action on Time-outNoneInterruptResetInterrupt

•Bit 4 – WDCE: Watchdog Change Enable

This bit must be set when the WDE bit is written to logic zero. Otherwise, the Watchdog will notbe disabled. Once written to one, hardware will clear this bit after four clock cycles. Refer to thedescription of the WDE bit for a Watchdog disable procedure. This bit must also be set whenchanging the prescaler bits. See ”Timed Sequences for Changing the Configuration of theWatchdog Timer” on page 43.

•Bit 3 – WDE: Watchdog Enable

When the WDE is written to logic one, the Watchdog Timer is enabled, and if the WDE is writtento logic zero, the Watchdog Timer function is disabled. WDE can only be cleared if the WDCE bithas logic level one. To disable an enabled Watchdog Timer, the following procedure must befollowed:

1.In the same operation, write a logic one to WDCE and WDE. A logic one must be written

to WDE even though it is set to one before the disable operation starts.2.Within the next four clock cycles, write a logic 0 to WDE. This disables the Watchdog.In safety level 2, it is not possible to disable the Watchdog Timer, even with the algorithmdescribed above. See ”Timed Sequences for Changing the Configuration of the WatchdogTimer” on page 43.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

In safety level 1, WDE is overridden by WDRF in MCUSR. See ”MCUSR – MCU Status Regis-ter” on page 44 for description of WDRF. This means that WDE is always set when WDRF is set.To clear WDE, WDRF must be cleared before disabling the Watchdog with the proceduredescribed above. This feature ensures multiple resets during conditions causing failure, and asafe start-up after the failure.

Note:

If the watchdog timer is not going to be used in the application, it is important to go through a watchdog disable procedure in the initialization of the device. If the Watchdog is accidentally

enabled, for example by a runaway pointer or brown-out condition, the device will be reset, which in turn will lead to a new watchdog reset. To avoid this situation, the application software should always clear the WDRF flag and the WDE control bit in the initialization routine.

•Bits 5, 2:0 – WDP3:0: Watchdog Timer Prescaler 3, 2, 1, and 0

The WDP3:0 bits determine the Watchdog Timer prescaling when the Watchdog Timer isenabled. The different prescaling values and their corresponding Timeout Periods are shown inTable 9-3.

Table 9-3.

WDP30000000011111111Note:

Watchdog Timer Prescale Select

WDP20000111100001111

WDP10011001100110011

WDP00101010101010101

Reserved(1)

Number of WDT Oscillator

Cycles

2K (2048) cycles4K (4096) cycles8K (8192) cycles16K (16384) cycles32K (32764) cycles64K (65536) cycles128K (131072) cycles256K (262144) cycles512K (524288) cycles1024K (1048576) cycles

Typical Time-out at

VCC = 5.0V

16 ms32 ms64 ms0.125 s0.25 s0.5 s1.0 s2.0 s4.0 s8.0 s

1.If selected, one of the valid settings below 0b1010 will be used.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

The following code example shows one assembly and one C function for turning off the WDT.The example assumes that interrupts are controlled (e.g., by disabling interrupts globally) so thatno interrupts will occur during execution of these functions.Assembly Code Example(1)

WDT_off:WDR

; Clear WDRF in MCUSRldiout

r16, (0<; Write logical one to WDCE and WDE

; Keep old prescaler setting to prevent unintentional Watchdog Resetin r16, WDTCR

ori r16, (1<C Code Example(1)

void WDT_off(void){

_WDR();

/* Clear WDRF in MCUSR */MCUSR = 0x00

/* Write logical one to WDCE and WDE */WDTCR |= (1<1.The example code assumes that the part specific header file is included.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

10.Interrupts

This section describes the specifics of the interrupt handling as performed in ATtiny25/45/85.For a general explanation of the AVR interrupt handling, refer to ”Reset and Interrupt Handling”on page 11.

10.1Interrupt Vectors in ATtiny25/45/85

Table 10-1.

VectorNo.123456789101112131415

Reset and Interrupt Vectors

ProgramAddress0x00000x00010x00020x00030x00040x00050x00060x00070x00080x00090x000A0x000B0x000C0x000D0x000E

SourceRESETINT0PCINT0

TIMER1_COMPATIMER1_OVFTIMER0_OVFEE_RDYANA_COMPADC

TIMER1_COMPBTIMER0_COMPATIMER0_COMPBWDTUSI_STARTUSI_OVF

Interrupt Definition

External Pin, Power-on Reset, Brown-out Reset, Watchdog Reset

External Interrupt Request 0Pin Change Interrupt Request 0Timer/Counter1 Compare Match ATimer/Counter1 OverflowTimer/Counter0 OverflowEEPROM ReadyAnalog ComparatorADC Conversion CompleteTimer/Counter1 Compare Match BTimer/Counter0 Compare Match ATimer/Counter0 Compare Match BWatchdog Time-outUSI STARTUSI Overflow

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

If the program never enables an interrupt source, the Interrupt Vectors are not used, and regularprogram code can be placed at these locations. The most typical and general program setup forthe Reset and Interrupt Vector Addresses in ATtiny25/45/85 is:

AddressLabelsCodeComments

0x0000rjmpRESET; Reset Handler0x0001rjmpEXT_INT0; IRQ0 Handler0x0002rjmpPCINT0; PCINT0 Handler

0x0003rjmpTIM1_COMPA; Timer1 CompareA Handler0x0004rjmpTIM1_OVF; Timer1 Overflow Handler0x0005rjmpTIM0_OVF; Timer0 Overflow Handler0x0006rjmpEE_RDY; EEPROM Ready Handler0x0007rjmpANA_COMP; Analog Comparator Handler0x0008rjmpADC

; ADC Conversion Handler0x0009rjmpTIM1_COMPB; Timer1 CompareB Handler0x000ArjmpTIM0_COMPA;0x000BrjmpTIM0_COMPB;0x000CrjmpWDT;0x000DrjmpUSI_START;0x000Erjmp

USI_OVF

;

0x000FRESET:ldi

r16, low(RAMEND); Main program start0x0010ldir17, high(RAMEND); Tiny45/85 also has SPH0x0011outSPL, r16; Set Stack Pointer to top of RAM0x0012outSPH, r17

; Tiny45/85 als has SPH0x0013sei; Enable interrupts

0x0014 xxx ...

... ... ...

2586J–AVR–12/06

元器件交易网www.cecb2b.com

11.External Interrupts

The External Interrupts are triggered by the INT0 pin or any of the PCINT5..0 pins. Observe that,if enabled, the interrupts will trigger even if the INT0 or PCINT5..0 pins are configured as out-puts. This feature provides a way of generating a software interrupt. Pin change interrupts PCIwill trigger if any enabled PCINT5..0 pin toggles. The PCMSK Register control which pins con-tribute to the pin change interrupts. Pin change interrupts on PCINT5..0 are detectedasynchronously. This implies that these interrupts can be used for waking the part also fromsleep modes other than Idle mode.

The INT0 interrupts can be triggered by a falling or rising edge or a low level. This is set up asindicated in the specification for the MCU Control Register – MCUCR. When the INT0 interrupt isenabled and is configured as level triggered, the interrupt will trigger as long as the pin is heldlow. Note that recognition of falling or rising edge interrupts on INT0 requires the presence of anI/O clock, described in ”Clock Systems and their Distribution” on page 22. Low level interrupt onINT0 is detected asynchronously. This implies that this interrupt can be used for waking the partalso from sleep modes other than Idle mode. The I/O clock is halted in all sleep modes exceptIdle mode.

Note that if a level triggered interrupt is used for wake-up from Power-down, the required levelmust be held long enough for the MCU to complete the wake-up to trigger the level interrupt. Ifthe level disappears before the end of the Start-up Time, the MCU will still wake up, but no inter-rupt will be generated. The start-up time is defined by the SUT and CKSEL Fuses as describedin ”System Clock and Clock Options” on page 22.

11.1Pin Change Interrupt Timing

An example of timing of a pin change interrupt is shown in Figure .Timing of pin change interrupts

PCINT(0)LEpin_latD Qpcint_in_(0)pin_syncPCINT(0) in PCMSK(x)0xclkpcint_synpcint_setflagPCIFclkclkPCINT(0)pin_latpin_syncpcint_in_(0)pcint_synpcint_setflagPCIF50

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

11.2

11.2.1

MCUCR – MCU Control Register

The External Interrupt Control Register A contains control bits for interrupt sense control.

Bit

0x35Read/WriteInitialValue

7BODSR0

6PUDR/W0

5SER/W0

4SM1R/W0

3SM0R/W0

2BODSER0

1ISC01R/W0

0ISC00R/W0

MCUCR

•Bits 1, 0 – ISC01, ISC00: Interrupt Sense Control 0 Bit 1 and Bit 0

The External Interrupt 0 is activated by the external pin INT0 if the SREG I-flag and the corre-sponding interrupt mask are set. The level and edges on the external INT0 pin that activate theinterrupt are defined in Table 11-1. The value on the INT0 pin is sampled before detectingedges. If edge or toggle interrupt is selected, pulses that last longer than one clock period willgenerate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low levelinterrupt is selected, the low level must be held until the completion of the currently executinginstruction to generate an interrupt.Table 11-1.

Interrupt 0 Sense Control

ISC000101

Description

The low level of INT0 generates an interrupt request.Any logical change on INT0 generates an interrupt request.The falling edge of INT0 generates an interrupt request.The rising edge of INT0 generates an interrupt request.

ISC010011

11.2.2GIMSK – General Interrupt Mask Register

Bit0x3BRead/WriteInitialValue

7–R0

6INT0R/W0

5PCIER/W0

4–R0

3–R0

2–R0

1–R0

0–R0

GIMSK

•Bits 7, 4:0 – Res: Reserved Bits

These bits are reserved bits in the ATtiny25/45/85 and will always read as zero.

•Bit 6 – INT0: External Interrupt Request 0 Enable

When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the exter-nal pin interrupt is enabled. The Interrupt Sense Control0 bits 1/0 (ISC01 and ISC00) in the MCUControl Register (MCUCR) define whether the external interrupt is activated on rising and/or fall-ing edge of the INT0 pin or level sensed. Activity on the pin will cause an interrupt request evenif INT0 is configured as an output. The corresponding interrupt of External Interrupt Request 0 isexecuted from the INT0 Interrupt Vector.

•Bit 5 – PCIE: Pin Change Interrupt Enable

When the PCIE bit is set (one) and the I-bit in the Status Register (SREG) is set (one), pinchange interrupt is enabled. Any change on any enabled PCINT5:0 pin will cause an interrupt.The corresponding interrupt of Pin Change Interrupt Request is executed from the PCI InterruptVector. PCINT5:0 pins are enabled individually by the PCMSK0 Register.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

11.2.3GIFR – General Interrupt Flag Register

Bit0x3ARead/WriteInitialValue

7–R0

6INTF0R/W0

5PCIFR/W0

4–R0

3–R0

2–R0

1–R0

0–R0

GIFR

•Bits 7, 4:0 – Res: Reserved Bits

These bits are reserved bits in the ATtiny25/45/85 and will always read as zero.

•Bit 6 – INTF0: External Interrupt Flag 0

When an edge or logic change on the INT0 pin triggers an interrupt request, INTF0 becomes set(one). If the I-bit in SREG and the INT0 bit in GIMSK are set (one), the MCU will jump to the cor-responding Interrupt Vector. The flag is cleared when the interrupt routine is executed.Alternatively, the flag can be cleared by writing a logical one to it. This flag is always clearedwhen INT0 is configured as a level interrupt.

•Bit 5 – PCIF: Pin Change Interrupt Flag

When a logic change on any PCINT5:0 pin triggers an interrupt request, PCIF becomes set(one). If the I-bit in SREG and the PCIE bit in GIMSK are set (one), the MCU will jump to the cor-responding Interrupt Vector. The flag is cleared when the interrupt routine is executed.Alternatively, the flag can be cleared by writing a logical one to it.

11.2.4

PCMSK – Pin Change Mask Register

Bit0x15

Read/Write

InitialValue

7–R0

6–R0

5PCINT5R/W1

4PCINT4R/W1

3PCINT3R/W1

2PCINT2R/W1

1PCINT1R/W1

0PCINT0R/W1

PCMSK

•Bits 7, 6 – Res: Reserved Bits

These bits are reserved bits in the ATtiny25/45/85 and will always read as zero.

•Bits 5:0 – PCINT5:0: Pin Change Enable Mask 5:0

Each PCINT5:0 bit selects whether pin change interrupt is enabled on the corresponding I/O pin.If PCINT5:0 is set and the PCIE bit in GIMSK is set, pin change interrupt is enabled on the corre-sponding I/O pin. If PCINT5:0 is cleared, pin change interrupt on the corresponding I/O pin isdisabled.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

12.I/O Ports

12.1

Introduction

All AVR ports have true Read-Modify-Write functionality when used as general digital I/O ports.This means that the direction of one port pin can be changed without unintentionally changingthe direction of any other pin with the SBI and CBI instructions. The same applies when chang-ing drive value (if configured as output) or enabling/disabling of pull-up resistors (if configured asinput). Each output buffer has symmetrical drive characteristics with both high sink and sourcecapability. The pin driver is strong enough to drive LED displays directly. All port pins have indi-vidually selectable pull-up resistors with a supply-voltage invariant resistance. All I/O pins haveprotection diodes to both VCC and Ground as indicated in Figure 12-1. Refer to ”Electrical Char-acteristics” on page 166 for a complete list of parameters.Figure 12-1.I/O Pin Equivalent Schematic

RpuPxnLogicSee Figure\"General Digital I/O\" forDetailsAll registers and bit references in this section are written in general form. A lower case “x” repre-sents the numbering letter for the port, and a lower case “n” represents the bit number. However,when using the register or bit defines in a program, the precise form must be used. For example,PORTB3 for bit no. 3 in Port B, here documented generally as PORTxn. The physical I/O Regis-ters and bit locations are listed in ”Register Description” on page 65.

Three I/O memory address locations are allocated for each port, one each for the Data Register– PORTx, Data Direction Register – DDRx, and the Port Input Pins – PINx. The Port Input PinsI/O location is read only, while the Data Register and the Data Direction Register are read/write.However, writing a logic one to a bit in the PINx Register, will result in a toggle in the correspond-ing bit in the Data Register. In addition, the Pull-up Disable – PUD bit in MCUCR disables thepull-up function for all pins in all ports when set.

Using the I/O port as General Digital I/O is described in ”Ports as General Digital I/O” on page54. Most port pins are multiplexed with alternate functions for the peripheral features on thedevice. How each alternate function interferes with the port pin is described in ”Alternate PortFunctions” on page 59. Refer to the individual module sections for a full description of the alter-nate functions.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Note that enabling the alternate function of some of the port pins does not affect the use of theother pins in the port as general digital I/O.

12.2Ports as General Digital I/O

The ports are bi-directional I/O ports with optional internal pull-ups. Figure 12-2 shows a func-tional description of one I/O-port pin, here generically called Pxn.Figure 12-2.General Digital I/O(1)

PUDQDDDxnQCLRRESETWDxRDx1PxnQDPORTxnQCLR0RESETWRxSLEEPSYNCHRONIZERDQDQWPxRRxRPxPINxnLQQclkI/OPUD:SLEEP:clkI/O:PULLUP DISABLESLEEP CONTROLI/O CLOCKWDx:RDx:WRx:RRx:RPx:WPx:WRITE DDRxREAD DDRxWRITE PORTxREAD PORTx REGISTERREAD PORTx PINWRITE PINx REGISTERNote:

1.WRx, WPx, WDx, RRx, RPx, and RDx are common to all pins within the same port. clkI/O,

SLEEP, and PUD are common to all ports.

12.2.1

Configuring the Pin

Each port pin consists of three register bits: DDxn, PORTxn, and PINxn. As shown in ”RegisterDescription” on page 65, the DDxn bits are accessed at the DDRx I/O address, the PORTxn bitsat the PORTx I/O address, and the PINxn bits at the PINx I/O address.

The DDxn bit in the DDRx Register selects the direction of this pin. If DDxn is written logic one,Pxn is configured as an output pin. If DDxn is written logic zero, Pxn is configured as an inputpin.

If PORTxn is written logic one when the pin is configured as an input pin, the pull-up resistor isactivated. To switch the pull-up resistor off, PORTxn has to be written logic zero or the pin has tobe configured as an output pin. The port pins are tri-stated when reset condition becomes active,even if no clocks are running.

ATtiny25/45/85

2586J–AVR–12/06

DATA BUS元器件交易网www.cecb2b.com

ATtiny25/45/85

If PORTxn is written logic one when the pin is configured as an output pin, the port pin is drivenhigh (one). If PORTxn is written logic zero when the pin is configured as an output pin, the portpin is driven low (zero).

12.2.2

Toggling the Pin

Writing a logic one to PINxn toggles the value of PORTxn, independent on the value of DDRxn.Note that the SBI instruction can be used to toggle one single bit in a port.Switching Between Input and Output

When switching between tri-state ({DDxn, PORTxn} = 0b00) and output high ({DDxn, PORTxn}= 0b11), an intermediate state with either pull-up enabled {DDxn, PORTxn} = 0b01) or outputlow ({DDxn, PORTxn} = 0b10) must occur. Normally, the pull-up enabled state is fully accept-able, as a high-impedant environment will not notice the difference between a strong high driverand a pull-up. If this is not the case, the PUD bit in the MCUCR Register can be set to disable allpull-ups in all ports.

Switching between input with pull-up and output low generates the same problem. The usermust use either the tri-state ({DDxn, PORTxn} = 0b00) or the output high state ({DDxn, PORTxn}= 0b10) as an intermediate step.

Table 12-1 summarizes the control signals for the pin value.Table 12-1.

DDxn00011

12.2.3

Port Pin Configurations

PUD(in MCUCR)

X01XX

I/OInputInputInputOutputOutput

Pull-upNoYesNoNoNo

CommentTri-state (Hi-Z)

Pxn will source current if ext. pulled low.Tri-state (Hi-Z)Output Low (Sink)Output High (Source)

PORTxn

01101

12.2.4

Reading the Pin Value

Independent of the setting of Data Direction bit DDxn, the port pin can be read through thePINxn Register bit. As shown in Figure 12-2, the PINxn Register bit and the preceding latch con-stitute a synchronizer. This is needed to avoid metastability if the physical pin changes valuenear the edge of the internal clock, but it also introduces a delay. Figure 12-3 shows a timing dia-gram of the synchronization when reading an externally applied pin value. The maximum andminimum propagation delays are denoted tpd,max and tpd,min respectively.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Figure 12-3.Synchronization when Reading an Externally Applied Pin value

SYSTEM CLKINSTRUCTIONSSYNC LATCHPINxnr170x00tpd, maxtpd, min0xFFXXXXXXin r17, PINxConsider the clock period starting shortly after the first falling edge of the system clock. The latchis closed when the clock is low, and goes transparent when the clock is high, as indicated by theshaded region of the “SYNC LATCH” signal. The signal value is latched when the system clockgoes low. It is clocked into the PINxn Register at the succeeding positive clock edge. As indi-cated by the two arrows tpd,max and tpd,min, a single signal transition on the pin will be delayedbetween ½ and 1½ system clock period depending upon the time of assertion.

When reading back a software assigned pin value, a nop instruction must be inserted as indi-cated in Figure 12-4. The out instruction sets the “SYNC LATCH” signal at the positive edge ofthe clock. In this case, the delay tpd through the synchronizer is one system clock period.Figure 12-4.Synchronization when Reading a Software Assigned Pin Value

SYSTEM CLKr16INSTRUCTIONSSYNC LATCHPINxnr170x00tpd0xFFout PORTx, r16nop0xFFin r17, PINxThe following code example shows how to set port B pins 0 and 1 high, 2 and 3 low, and definethe port pins from 4 to 5 as input with a pull-up assigned to port pin 4. The resulting pin valuesare read back again, but as previously discussed, a nop instruction is included to be able to readback the value recently assigned to some of the pins.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Assembly Code Example(1)

...

; Define pull-ups and set outputs high; Define directions for port pinsldildioutoutnop

; Read port pinsin...

r16,PINB

r16,(1<r17,(1<; Insert nop for synchronization

C Code Example

unsigned char i;...

/* Define pull-ups and set outputs high *//* Define directions for port pins */PORTB = (1<DDRB = (1</* Read port pins */i = PINB;...

Note:

1.For the assembly program, two temporary registers are used to minimize the time from pull-ups are set on pins 0, 1 and 4, until the direction bits are correctly set, defining bit 2 and 3 as low and redefining bits 0 and 1 as strong high drivers.

12.2.5

Digital Input Enable and Sleep Modes

As shown in Figure 12-2, the digital input signal can be clamped to ground at the input of theschmitt-trigger. The signal denoted SLEEP in the figure, is set by the MCU Sleep Controller inPower-down mode to avoid high power consumption if some input signals are left floating, orhave an analog signal level close to VCC/2.

SLEEP is overridden for port pins enabled as external interrupt pins. If the external interruptrequest is not enabled, SLEEP is active also for these pins. SLEEP is also overridden by variousother alternate functions as described in ”Alternate Port Functions” on page 59.

If a logic high level (“one”) is present on an asynchronous external interrupt pin configured as“Interrupt on Rising Edge, Falling Edge, or Any Logic Change on Pin” while the external interruptis not enabled, the corresponding External Interrupt Flag will be set when resuming from theabove mentioned Sleep mode, as the clamping in these sleep mode produces the requestedlogic change.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

12.2.6

Unconnected Pins

If some pins are unused, it is recommended to ensure that these pins have a defined level. Eventhough most of the digital inputs are disabled in the deep sleep modes as described above, float-ing inputs should be avoided to reduce current consumption in all other modes where the digitalinputs are enabled (Reset, Active mode and Idle mode).

The simplest method to ensure a defined level of an unused pin, is to enable the internal pull-up.In this case, the pull-up will be disabled during reset. If low power consumption during reset isimportant, it is recommended to use an external pull-up or pulldown. Connecting unused pinsdirectly to VCC or GND is not recommended, since this may cause excessive currents if the pin isaccidentally configured as an output.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

12.3

Alternate Port Functions

Most port pins have alternate functions in addition to being general digital I/Os. Figure 12-5shows how the port pin control signals from the simplified Figure 12-2 can be overridden byalternate functions. The overriding signals may not be present in all port pins, but the figureserves as a generic description applicable to all port pins in the AVR microcontroller family.Figure 12-5.Alternate Port Functions(1)

PUOExnPUOVxnPUD10DDOExnDDOVxnQDDDxnQCLR10PVOExnPVOVxnRESETWDxRDx1Pxn0QD10PORTxnPTOExnWPxWRxRRxDIEOExnDIEOVxnSLEEPSYNCHRONIZERDSETQCLR10RESETRPxQDQPINxnLCLRQCLRQclkI/ODIxnAIOxnPUOExn:PUOVxn:DDOExn:DDOVxn:PVOExn:PVOVxn:DIEOExn:DIEOVxn:SLEEP:PTOExn:Pxn PULL-UP OVERRIDE ENABLEPxn PULL-UP OVERRIDE VALUEPxn DATA DIRECTION OVERRIDE ENABLEPxn DATA DIRECTION OVERRIDE VALUEPxn PORT VALUE OVERRIDE ENABLEPxn PORT VALUE OVERRIDE VALUEPxn DIGITAL INPUT-ENABLE OVERRIDE ENABLEPxn DIGITAL INPUT-ENABLE OVERRIDE VALUESLEEP CONTROLPxn, PORT TOGGLE OVERRIDE ENABLEPUD:WDx:RDx:RRx:WRx:RPx:WPx:clkI/O:DIxn:AIOxn: PULLUP DISABLE WRITE DDRx READ DDRx READ PORTx REGISTER WRITE PORTx READ PORTx PINWRITE PINx I/O CLOCK DIGITAL INPUT PIN n ON PORTx ANALOG INPUT/OUTPUT PIN n ON PORTxNote:

1.WRx, WPx, WDx, RRx, RPx, and RDx are common to all pins within the same port. clkI/O,

SLEEP, and PUD are common to all ports. All other signals are unique for each pin.

DATA BUS59

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Table 12-2 summarizes the function of the overriding signals. The pin and port indexes from Fig-ure 12-5 are not shown in the succeeding tables. The overriding signals are generated internallyin the modules having the alternate function.Table 12-2.

Signal NamePUOE

Generic Description of Overriding Signals for Alternate Functions

Full NamePull-up Override Enable

Pull-up Override Value

Data Direction Override EnableData Direction Override Value

Description

If this signal is set, the pull-up enable is controlled by the PUOV signal. If this signal is cleared, the pull-up is enabled when {DDxn, PORTxn, PUD} = 0b010.

If PUOE is set, the pull-up is enabled/disabled when PUOV is set/cleared, regardless of the setting of the DDxn, PORTxn, and PUD Register bits.

If this signal is set, the Output Driver Enable is controlled by the DDOV signal. If this signal is cleared, the Output driver is enabled by the DDxn Register bit.

If DDOE is set, the Output Driver is enabled/disabled when DDOV is set/cleared, regardless of the setting of the DDxn Register bit.

If this signal is set and the Output Driver is enabled, the port value is controlled by the PVOV signal. If PVOE is cleared, and the Output Driver is enabled, the port Value is controlled by the PORTxn Register bit.

If PVOE is set, the port value is set to PVOV, regardless of the setting of the PORTxn Register bit.

If PTOE is set, the PORTxn Register bit is inverted.

If this bit is set, the Digital Input Enable is controlled by the DIEOV signal. If this signal is cleared, the Digital Input Enable is determined by MCU state (Normal mode, sleep mode).If DIEOE is set, the Digital Input is enabled/disabled when DIEOV is set/cleared, regardless of the MCU state (Normal mode, sleep mode).

This is the Digital Input to alternate functions. In the figure, the signal is connected to the output of the schmitt-trigger but before the synchronizer. Unless the Digital Input is used as a clock source, the module with the alternate function will use its own synchronizer.

This is the Analog Input/Output to/from alternate functions. The signal is connected directly to the pad, and can be used bi-directionally.

PUOV

DDOE

DDOV

PVOE

Port Value

Override EnablePort Value Override ValuePort Toggle Override EnableDigital Input Enable Override Enable

Digital Input Enable Override Value

PVOVPTOE

DIEOE

DIEOV

DIDigital Input

AIO

Analog

Input/Output

The following subsections shortly describe the alternate functions for each port, and relate theoverriding signals to the alternate function. Refer to the alternate function description for furtherdetails.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

12.3.1

Alternate Functions of Port B

The Port B pins with alternate function are shown in Table 12-3.

Table 12-3.

Port B Pins Alternate Functions

Alternate Function

RESET / dW / ADC0 / PCINT5(1)

XTAL2 / CLKO / ADC2 / OC1B / PCINT4(2)XTAL1 / CLKI / ADC3 / OC1B / PCINT3(3)

SCK / ADC1 / T0 / USCK / SCL / INT0 / PCINT2(4)MISO / AIN1 / OC0B / OC1A / DO / PCINT1(5)

MOSI / AIN0 / OC0A / OC1A / DI / SDA / AREF / PCINT0(6)

PB5PB4PB3PB2PB1PB0

Notes:

Port Pin

1.Reset Pin, debugWIRE I/O, ADC Input Channel or Pin Change Interrupt.

2.XOSC Output, Divided System Clock Output, ADC Input Channel, Timer/Counter1 Output

Compare and PWM Output B, or Pin Change Interrupt.

3.XOSC Input / External Clock Input, ADC Input Channel, Timer/Counter1 Inverted Output Com-pare and PWM Output B, or Pin Change Interrupt.

4.Serial Clock Input, ADC Input Channel, Timer/Counter Clock Input, USI Clock (three-wire

mode), USI Clock (two-wire mode), External Interrupt, or Pin Change Interrupt.

5.Serial Data Input, Analog Comparator Negative Input, Timer/Counter0 Output Compare and

PWM Output B, Timer/Counter1 Output Compare and PWM Output A, USI Data Output (three-wire mode), or Pin Change Interrupt.

6.Serial Data Output, Analog Comparator Positive Input, Timer/Counter0 Output Compare and

PWM Output A, Timer/Counter1 Inverted Output Compare and PWM Output A, USI Data Input (three-wire mode), USI Data (two-wire mode), Voltage Ref., or Pin Change Interrupt.

•Port B, Bit 5 - RESET/dW/ADC0/PCINT5RESET: External Reset input is active low and enabled by unprogramming (“1”) the RSTDISBLFuse. Pullup is activated and output driver and digital input are deactivated when the pin is usedas the RESET pin.dW: When the debugWIRE Enable (DWEN) Fuse is programmed and Lock bits are unpro-grammed, the debugWIRE system within the target device is activated. The RESET port pin isconfigured as a wire-AND (open-drain) bi-directional I/O pin with pull-up enabled and becomesthe communication gateway between target and emulator.ADC0: Analog to Digital Converter, Channel 0.PCINT5: Pin Change Interrupt source 5.

•Port B, Bit 4- XTAL2/CLKO/ADC2/OC1B/PCINT4

XTAL2: Chip Clock Oscillator pin 2. Used as clock pin for all chip clock sources except internalcalibrateble RC Oscillator and external clock. When used as a clock pin, the pin can not be usedas an I/O pin. When using internal calibratable RC Oscillator or External clock as a Chip clocksources, PB4 serves as an ordinary I/O pin.

CLKO: The devided system clock can be output on the pin PB4. The divided system clock will beoutput if the CKOUT Fuse is programmed, regardless of the PORTB4 and DDB4 settings. It willalso be output during reset.

ADC2: Analog to Digital Converter, Channel 2.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

OC1B: Output Compare Match output: The PB4 pin can serve as an external output for theTimer/Counter1 Compare Match B when configured as an output (DDB4 set). The OC1B pin isalso the output pin for the PWM mode timer function.PCINT4: Pin Change Interrupt source 4.

•Port B, Bit 3 - XTAL1/CLKI/ADC3/OC1B/PCINT3XTAL1: Chip Clock Oscillator pin 1. Used for all chip clock sources except internal calibratebleRC oscillator. When used as a clock pin, the pin can not be used as an I/O pin. CLKI: Clock Input from an external clock source, see ”External Clock” on page 28.ADC3: Analog to Digital Converter, Channel 3.

OC1B: Inverted Output Compare Match output: The PB3 pin can serve as an external output forthe Timer/Counter1 Compare Match B when configured as an output (DDB3 set). The OC1B pinis also the inverted output pin for the PWM mode timer function.PCINT3: Pin Change Interrupt source 3.

•Port B, Bit 2 - SCK/ADC1/T0/USCK/SCL/INT0/PCINT2

SCK: Master Clock output, Slave Clock input pin for SPI channel. When the SPI is enabled as aSlave, this pin is configured as an input regardless of the setting of DDB2. When the SPI isenabled as a Master, the data direction of this pin is controlled by DDPB2. When the pin isforced by the SPI to be an input, the pull-up can still be controlled by the PORTB2 bit.ADC1: Analog to Digital Converter, Channel 1.T0: Timer/Counter0 counter source.

USCK: Three-wire mode Universal Serial Interface Clock.SCL: Two-wire mode Serial Clock for USI Two-wire mode.INT0: External Interrupt source 0.PCINT2: Pin Change Interrupt source 2.

•Port B, Bit 1 - MISO/AIN1/OC0B/OC1A/DO/PCINT1

MISO: Master Data input, Slave Data output pin for SPI channel. When the SPI is enabled as aMaster, this pin is configured as an input regardless of the setting of DDB1. When the SPI isenabled as a Slave, the data direction of this pin is controlled by DDB1. When the pin is forcedby the SPI to be an input, the pull-up can still be controlled by the PORTB1 bit.

AIN1: Analog Comparator Negative Input. Configure the port pin as input with the internal pull-upswitched off to avoid the digital port function from interfering with the function of the AnalogComparator.

OC0B: Output Compare Match output. The PB1 pin can serve as an external output for theTimer/Counter0 Compare Match B. The PB1 pin has to be configured as an output (DDB1 set(one)) to serve this function. The OC0B pin is also the output pin for the PWM mode timerfunction.

OC1A: Output Compare Match output: The PB1 pin can serve as an external output for theTimer/Counter1 Compare Match B when configured as an output (DDB1 set). The OC1A pin isalso the output pin for the PWM mode timer function.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

DO: Three-wire mode Universal Serial Interface Data output. Three-wire mode Data output over-rides PORTB1 value and it is driven to the port when data direction bit DDB1 is set (one).PORTB1 still enables the pull-up, if the direction is input and PORTB1 is set (one).PCINT1: Pin Change Interrupt source 1.

•Port B, Bit 0 - MOSI/AIN0/OC0A/OC1A/DI/SDA/AREF/PCINT0MOSI: SPI Master Data output, Slave Data input for SPI channel. When the SPI is enabled as aSlave, this pin is configured as an input regardless of the setting of DDB0. When the SPI isenabled as a Master, the data direction of this pin is controlled by DDB0. When the pin is forcedby the SPI to be an input, the pull-up can still be controlled by the PORTB0 bit.

AIN0: Analog Comparator Positive Input. Configure the port pin as input with the internal pull-upswitched off to avoid the digital port function from interfering with the function of the AnalogComparator.

OC0A: Output Compare Match output. The PB0 pin can serve as an external output for theTimer/Counter0 Compare Match A when configured as an output (DDB0 set (one)). The OC0Apin is also the output pin for the PWM mode timer function.

OC1A: Inverted Output Compare Match output: The PB0 pin can serve as an external output forthe Timer/Counter1 Compare Match B when configured as an output (DDB0 set). The OC1A pinis also the inverted output pin for the PWM mode timer function.SDA: Two-wire mode Serial Interface Data.

AREF: External Analog Reference for ADC. Pullup and output driver are disabled on PB0 whenthe pin is used as an external reference or Internal Voltage Reference with external capacitor atthe AREF pin.

DI: Data Input in USI Three-wire mode. USI Three-wire mode does not override normal portfunctions, so pin must be configure as an input for DI function.PCINT0: Pin Change Interrupt source 0.

Table 12-4 and Table 12-5 relate the alternate functions of Port B to the overriding signalsshown in Figure 12-5 on page 59.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Table 12-4.

SignalNamePUOEPUOVDDOEDDOVPVOEPVOVPTOEDIEOEDIEOVDIAIONote:

Overriding Signals for Alternate Functions in PB5..PB3

PB4/ADC2/XTAL2/OC1B/PCINT40000

OC1B EnableOC1B0

PCINT4 • PCIE + ADC2DADC2DPCINT4 InputADC2 Input

PB3/ADC3/XTAL1/OC1B/PCINT30000

OC1B EnableOC1B0

PCINT3 • PCIE + ADC3DADC3DPCINT3 InputADC3 Input

PB5/RESET/ADC0/PCINT5RSTDISBL(1) • DWEN(1)1

RSTDISBL(1) • DWEN(1)debugWire Transmit000

RSTDISBL(1) + (PCINT5 • PCIE + ADC0D)ADC0DPCINT5 Input

RESET Input, ADC0 Input

1.1 when the Fuse is “0” (Programmed).

Table 12-5.

SignalNamePUOEPUOVDDOEDDOV

Overriding Signals for Alternate Functions in PB2..PB0

PB1/MISO/DO/AIN1/OC1A/OC0B/PCINT10000

OC0B Enable + OC1A Enable +

USI_THREE_WIREOC0B + OC1A + DO0

PCINT1 • PCIE + AIN1DAIN1DPCINT1 InputAnalog Comparator Negative Input

PB0/MOSI/DI/SDA/AIN0/AREF/OC1A/OC0A/PCINT0

USI_TWO_WIRE0

USI_TWO_WIRE(SDA + PORTB0) • DDB0OC0A Enable + OC1A Enable + (USI_TWO_WIRE • DDB0)OC0A + OC1A0

PCINT0 • PCIE + AIN0D + USISIEAIN0D

DI/SDA/PCINT0 InputAnalog Comparator Positive Input

PB2/SCK/ADC1/T0/

USCK/SCL/INT0/PCINT2USI_TWO_WIRE0

USI_TWO_WIRE(USI_SCL_HOLD + PORTB2) • DDB2USI_TWO_WIRE • DDB20USITC

PCINT2 • PCIE + ADC1D + USISIEADC1D

T0/USCK/SCL/INT0/PCINT2 InputADC1 Input

PVOEPVOVPTOEDIEOEDIEOVDIAIO

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

12.4

12.4.1

MCUCR – MCU Control Register

Bit0x35Read/WriteInitial Value

7BODSR0

6PUDR/W0

5SER/W0

4SM1R/W0

3SM0R/W0

2BODSER0

1ISC01R/W0

0ISC00R/W0

MCUCR

•Bit 6 – PUD: Pull-up Disable

When this bit is written to one, the pull-ups in the I/O ports are disabled even if the DDxn andPORTxn Registers are configured to enable the pull-ups ({DDxn, PORTxn} = 0b01). See ”Con-figuring the Pin” on page 54 for more details about this feature.

12.4.2

PORTB – Port B Data Register

Bit 0x18

Read/WriteInitialValue

7–R0

6–R0

5PORTB5R/W0

4PORTB4R/W0

3PORTB3R/W0

2PORTB2R/W0

1PORTB1R/W0

0PORTB0R/W0

PORTB

12.4.3DDRB – Port B Data Direction Register

Bit0x17Read/WriteInitialValue

7–R0

6–R0

5DDB5R/W0

4DDB4R/W0

3DDB3R/W0

2DDB2R/W0

1DDB1R/W0

0DDB0R/W0

DDRB

12.4.4PINB – Port B Input Pins Address

Bit0x16Read/WriteInitial Value

7–R0

6–R0

5PINB5R/WN/A

4PINB4R/WN/A

3PINB3R/WN/A

2PINB2R/WN/A

1PINB1R/WN/A

0PINB0R/WN/A

PINB

2586J–AVR–12/06

元器件交易网www.cecb2b.com

13.8-bit Timer/Counter0 with PWM

13.1

Features

•••••••

Two Independent Output Compare UnitsDouble Buffered Output Compare RegistersClear Timer on Compare Match (Auto Reload)

Glitch Free, Phase Correct Pulse Width Modulator (PWM)Variable PWM PeriodFrequency Generator

Three Independent Interrupt Sources (TOV0, OCF0A, and OCF0B)

13.2Overview

Timer/Counter0 is a general purpose 8-bit Timer/Counter module, with two independent OutputCompare Units, and with PWM support. It allows accurate program execution timing (event man-agement) and wave generation.

A simplified block diagram of the 8-bit Timer/Counter is shown in Figure 13-1. For the actualplacement of I/O pins, refer to ”Pinout ATtiny25/45/85” on page 2. CPU accessible I/O Registers,including I/O bits and I/O pins, are shown in bold. The device-specific I/O Register and bit loca-tions are listed in the ”Register Description” on page 79.Figure 13-1.8-bit Timer/Counter Block Diagram

CountClearDirectionControl LogicclkTnTOVn(Int.Req.)Clock SelectEdgeDetectorTOPBOTTOM( From Prescaler )Timer/CounterTCNTnTn== 0OCnA(Int.Req.)=OCRnAFixedTOPValueWaveformGenerationOCnADATA BUSOCnB(Int.Req.)WaveformGenerationOCnB=OCRnBTCCRnATCCRnB13.2.1Registers

The Timer/Counter (TCNT0) and Output Compare Registers (OCR0A and OCR0B) are 8-bitregisters. Interrupt request (abbreviated to Int.Req. in the figure) signals are all visible in theTimer Interrupt Flag Register (TIFR). All interrupts are individually masked with the Timer Inter-rupt Mask Register (TIMSK). TIFR and TIMSK are not shown in the figure.

The Timer/Counter can be clocked internally, via the prescaler, or by an external clock source onthe T0 pin. The Clock Select logic block controls which clock source and edge the Timer/Counter

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

uses to increment (or decrement) its value. The Timer/Counter is inactive when no clock sourceis selected. The output from the Clock Select logic is referred to as the timer clock (clkT0).The double buffered Output Compare Registers (OCR0A and OCR0B) is compared with theTimer/Counter value at all times. The result of the compare can be used by the Waveform Gen-erator to generate a PWM or variable frequency output on the Output Compare pins (OC0A andOC0B). See Section “13.5” on page 70. for details. The Compare Match event will also set theCompare Flag (OCF0A or OCF0B) which can be used to generate an Output Compare interruptrequest.

13.2.2

Definitions

Many register and bit references in this section are written in general form. A lower case “n”replaces the Timer/Counter number, in this case 0. A lower case “x” replaces the Output Com-pare Unit, in this case Compare Unit A or Compare Unit B. However, when using the register orbit defines in a program, the precise form must be used, i.e., TCNT0 for accessingTimer/Counter0 counter value and so on.

The definitions in Table 13-1 are also used extensively throughout the document.Table 13-1.BOTTOMMAXTOP

Definitions

The counter reaches the BOTTOM when it becomes 0x00.

The counter reaches its MAXimum when it becomes 0xFF (decimal 255).The counter reaches the TOP when it becomes equal to the highest value in thecount sequence. The TOP value can be assigned to be the fixed value 0xFF(MAX) or the value stored in the OCR0A Register. The assignment is depen-dent on the mode of operation.

13.3Timer/Counter0 Prescaler and Clock Sources

The Timer/Counter can be clocked by an internal or an external clock source. The clock sourceis selected by the Clock Select logic which is controlled by the Clock Select (CS02:0) bitslocated in the Timer/Counter0 Control Register (TCCR0B).

13.3.1

Internal Clock Source with Prescaler

Timer/Counter0 can be clocked directly by the system clock (by setting the CS02:0=1). Thisprovides the fastest operation, with a maximum timer/counter clock frequency equal to systemclock frequency (fCLK_I/O). Alternatively, one of four taps from the prescaler can be used as aclock source. The prescaled clock has a frequency of either fCLK_I/O/8, fCLK_I/O/64, fCLK_I/O/256, orfCLK_I/O/1024.Prescaler Reset

The prescaler is free running, i.e. it operates independently of the Clock Select logic ofTimer/Counter0. Since the prescaler is not affected by the timer/counter’s clock select, the stateof the prescaler will have implications for situations where a prescaled clock is used. One exam-ple of a prescaling artifact is when the timer/counter is enabled and clocked by the prescaler (6 >CS02:0 > 1). The number of system clock cycles from when the timer is enabled to the first countoccurs can be from 1 to N+1 system clock cycles, where N equals the prescaler divisor (8, 64,256, or 1024).

It is possible to use the Prescaler Reset for synchronizing the Timer/Counter to programexecution.

13.3.2

2586J–AVR–12/06

元器件交易网www.cecb2b.com

13.3.3

External Clock Source

An external clock source applied to the T0 pin can be used as timer/counter clock (clkT0). The T0pin is sampled once every system clock cycle by the pin synchronization logic. The synchro-nized (sampled) signal is then passed through the edge detector. Figure 13-2 shows a functionalequivalent block diagram of the T0 synchronization and edge detector logic. The registers areclocked at the positive edge of the internal system clock (clkI/O). The latch is transparent in thehigh period of the internal system clock.

The edge detector generates one clkT0 pulse for each positive (CS02:0 = 7) or negative (CS02:0= 6) edge it detects.

Figure 13-2.T0 Pin Sampling

Tn_sync(To ClockSelect Logic)TnDLEQDQDQclkI/OSynchronizationEdge DetectorThe synchronization and edge detector logic introduces a delay of 2.5 to 3.5 system clock cyclesfrom an edge has been applied to the T0 pin to the counter is updated.

Enabling and disabling of the clock input must be done when T0 has been stable for at least onesystem clock cycle, otherwise it is a risk that a false timer/counter clock pulse is generated.Each half period of the external clock applied must be longer than one system clock cycle toensure correct sampling. The external clock must be guaranteed to have less than half the sys-tem clock frequency (fExtClk < fclk_I/O/2) given a 50/50% duty cycle. Since the edge detector usessampling, the maximum frequency of an external clock it can detect is half the sampling fre-quency (following the Nyquist sampling theorem). However, due to variation of the system clockfrequency and duty cycle caused by oscillator source (crystal, resonator, and capacitors) toler-ances, it is recommended that maximum frequency of an external clock source is less thanfclk_I/O/2.5.

An external clock source can not be prescaled.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Figure 13-3.Timer/Counter0 Prescaler

clkI/OClearPSR10T0SynchronizationclkT0Note:1.The synchronization logic on the input pins (T0) is shown in Figure 13-2.

13.4Counter Unit

The main part of the 8-bit Timer/Counter is the programmable bi-directional counter unit. Figure13-4 shows a block diagram of the counter and its surroundings.Figure 13-4.Counter Unit Block Diagram

DATA BUSTOVn(Int.Req.)Clock SelectcountTCNTncleardirection( From Prescaler )bottomtopControl LogicclkTnEdgeDetectorTn69

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Signal description (internal signals):

countdirectionclearclkTntopbottom

Increment or decrement TCNT0 by 1.Select between increment and decrement.Clear TCNT0 (set all bits to zero).

Timer/Counter clock, referred to as clkT0 in the following.Signalize that TCNT0 has reached maximum value.Signalize that TCNT0 has reached minimum value (zero).

Depending of the mode of operation used, the counter is cleared, incremented, or decrementedat each timer clock (clkT0). clkT0 can be generated from an external or internal clock source,selected by the Clock Select bits (CS02:0). When no clock source is selected (CS02:0 = 0) thetimer is stopped. However, the TCNT0 value can be accessed by the CPU, regardless ofwhether clkT0 is present or not. A CPU write overrides (has priority over) all counter clear orcount operations.

The counting sequence is determined by the setting of the WGM01 and WGM00 bits located inthe Timer/Counter Control Register (TCCR0A) and the WGM02 bit located in the Timer/CounterControl Register B (TCCR0B). There are close connections between how the counter behaves(counts) and how waveforms are generated on the Output Compare output OC0A. For moredetails about advanced counting sequences and waveform generation, see ”Modes of Opera-tion” on page 73.

The Timer/Counter Overflow Flag (TOV0) is set according to the mode of operation selected bythe WGM01:0 bits. TOV0 can be used for generating a CPU interrupt.

13.5Output Compare Unit

The 8-bit comparator continuously compares TCNT0 with the Output Compare Registers(OCR0A and OCR0B). Whenever TCNT0 equals OCR0A or OCR0B, the comparator signals amatch. A match will set the Output Compare Flag (OCF0A or OCF0B) at the next timer clockcycle. If the corresponding interrupt is enabled, the Output Compare Flag generates an OutputCompare interrupt. The Output Compare Flag is automatically cleared when the interrupt is exe-cuted. Alternatively, the flag can be cleared by software by writing a logical one to its I/O bitlocation. The Waveform Generator uses the match signal to generate an output according tooperating mode set by the WGM02:0 bits and Compare Output mode (COM0x1:0) bits. The maxand bottom signals are used by the Waveform Generator for handling the special cases of theextreme values in some modes of operation (See Section “13.7” on page 73.).Figure 13-5 shows a block diagram of the Output Compare unit.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Figure 13-5.Output Compare Unit, Block Diagram

DATA BUSOCRnxTCNTn= (8-bit Comparator )OCFnx (Int.Req.)topbottomFOCnWaveform GeneratorOCnxWGMn1:0COMnX1:0The OCR0x Registers are double buffered when using any of the Pulse Width Modulation(PWM) modes. For the normal and Clear Timer on Compare (CTC) modes of operation, the dou-ble buffering is disabled. The double buffering synchronizes the update of the OCR0x CompareRegisters to either top or bottom of the counting sequence. The synchronization prevents theoccurrence of odd-length, non-symmetrical PWM pulses, thereby making the output glitch-free.The OCR0x Register access may seem complex, but this is not case. When the double bufferingis enabled, the CPU has access to the OCR0x Buffer Register, and if double buffering is dis-abled the CPU will access the OCR0x directly.

13.5.1

Force Output Compare

In non-PWM waveform generation modes, the match output of the comparator can be forced bywriting a one to the Force Output Compare (FOC0x) bit. Forcing Compare Match will not set theOCF0x Flag or reload/clear the timer, but the OC0x pin will be updated as if a real CompareMatch had occurred (the COM0x1:0 bits settings define whether the OC0x pin is set, cleared ortoggled). Compare Match Blocking by TCNT0 Write

All CPU write operations to the TCNT0 Register will block any Compare Match that occur in thenext timer clock cycle, even when the timer is stopped. This feature allows OCR0x to be initial-ized to the same value as TCNT0 without triggering an interrupt when the Timer/Counter clock isenabled.Using the Output Compare Unit

Since writing TCNT0 in any mode of operation will block all Compare Matches for one timerclock cycle, there are risks involved when changing TCNT0 when using the Output CompareUnit, independently of whether the Timer/Counter is running or not. If the value written to TCNT0equals the OCR0x value, the Compare Match will be missed, resulting in incorrect waveform

13.5.2

13.5.3

2586J–AVR–12/06

元器件交易网www.cecb2b.com

generation. Similarly, do not write the TCNT0 value equal to BOTTOM when the counter isdown-counting.

The setup of the OC0x should be performed before setting the Data Direction Register for theport pin to output. The easiest way of setting the OC0x value is to use the Force Output Com-pare (FOC0x) strobe bits in Normal mode. The OC0x Registers keep their values even whenchanging between Waveform Generation modes.

Be aware that the COM0x1:0 bits are not double buffered together with the compare value.Changing the COM0x1:0 bits will take effect immediately.

13.6Compare Match Output Unit

The Compare Output mode (COM0x1:0) bits have two functions. The Waveform Generator usesthe COM0x1:0 bits for defining the Output Compare (OC0x) state at the next Compare Match.Also, the COM0x1:0 bits control the OC0x pin output source. Figure 13-6 shows a simplifiedschematic of the logic affected by the COM0x1:0 bit setting. The I/O Registers, I/O bits, and I/Opins in the figure are shown in bold. Only the parts of the general I/O Port Control Registers(DDR and PORT) that are affected by the COM0x1:0 bits are shown. When referring to theOC0x state, the reference is for the internal OC0x Register, not the OC0x pin. If a system resetoccur, the OC0x Register is reset to “0”.

Figure 13-6.Compare Match Output Unit, SchematicCOMnx1COMnx0FOCnWaveformGeneratorDQ1OCnPinOCnxDDATA BUS0QPORTDQDDRclkI/OThe general I/O port function is overridden by the Output Compare (OC0x) from the WaveformGenerator if either of the COM0x1:0 bits are set. However, the OC0x pin direction (input or out-put) is still controlled by the Data Direction Register (DDR) for the port pin. The Data DirectionRegister bit for the OC0x pin (DDR_OC0x) must be set as output before the OC0x value is visi-ble on the pin. The port override function is independent of the Waveform Generation mode.The design of the Output Compare pin logic allows initialization of the OC0x state before the out-put is enabled. Note that some COM0x1:0 bit settings are reserved for certain modes ofoperation. See Section “13.9” on page 79.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

13.6.1

Compare Output Mode and Waveform Generation

The Waveform Generator uses the COM0x1:0 bits differently in Normal, CTC, and PWM modes.For all modes, setting the COM0x1:0 = 0 tells the Waveform Generator that no action on theOC0x Register is to be performed on the next Compare Match. For compare output actions inthe non-PWM modes refer to Table 13-2 on page 79. For fast PWM mode, refer to Table 13-3 onpage 80, and for phase correct PWM refer to Table 13-4 on page 80.

A change of the COM0x1:0 bits state will have effect at the first Compare Match after the bits arewritten. For non-PWM modes, the action can be forced to have immediate effect by using theFOC0x strobe bits.

13.7Modes of Operation

The mode of operation, i.e., the behavior of the Timer/Counter and the Output Compare pins, isdefined by the combination of the Waveform Generation mode (WGM02:0) and Compare Outputmode (COM0x1:0) bits. The Compare Output mode bits do not affect the counting sequence,while the Waveform Generation mode bits do. The COM0x1:0 bits control whether the PWM out-put generated should be inverted or not (inverted or non-inverted PWM). For non-PWM modesthe COM0x1:0 bits control whether the output should be set, cleared, or toggled at a CompareMatch (See Section “13.6” on page 72.).

For detailed timing information refer to Figure 13-10, Figure 13-11, Figure 13-12 and Figure 13-13 in ”Timer/Counter Timing Diagrams” on page 77.

13.7.1Normal Mode

The simplest mode of operation is the Normal mode (WGM02:0 = 0). In this mode the countingdirection is always up (incrementing), and no counter clear is performed. The counter simplyoverruns when it passes its maximum 8-bit value (TOP = 0xFF) and then restarts from the bot-tom (0x00). In normal operation the Timer/Counter Overflow Flag (TOV0) will be set in the sametimer clock cycle as the TCNT0 becomes zero. The TOV0 Flag in this case behaves like a ninthbit, except that it is only set, not cleared. However, combined with the timer overflow interruptthat automatically clears the TOV0 Flag, the timer resolution can be increased by software.There are no special cases to consider in the Normal mode, a new counter value can be writtenanytime.

The Output Compare Unit can be used to generate interrupts at some given time. Using the Out-put Compare to generate waveforms in Normal mode is not recommended, since this willoccupy too much of the CPU time.

13.7.2

Clear Timer on Compare Match (CTC) Mode

In Clear Timer on Compare or CTC mode (WGM02:0 = 2), the OCR0A Register is used tomanipulate the counter resolution. In CTC mode the counter is cleared to zero when the countervalue (TCNT0) matches the OCR0A. The OCR0A defines the top value for the counter, hencealso its resolution. This mode allows greater control of the Compare Match output frequency. Italso simplifies the operation of counting external events.

The timing diagram for the CTC mode is shown in Figure 13-7. The counter value (TCNT0)increases until a Compare Match occurs between TCNT0 and OCR0A, and then counter(TCNT0) is cleared.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Figure 13-7.CTC Mode, Timing Diagram

OCnx Interrupt Flag SetTCNTnOCn(Toggle)Period1234(COMnx1:0 = 1)An interrupt can be generated each time the counter value reaches the TOP value by using theOCF0A Flag. If the interrupt is enabled, the interrupt handler routine can be used for updatingthe TOP value. However, changing TOP to a value close to BOTTOM when the counter is run-ning with none or a low prescaler value must be done with care since the CTC mode does nothave the double buffering feature. If the new value written to OCR0A is lower than the currentvalue of TCNT0, the counter will miss the Compare Match. The counter will then have to count toits maximum value (0xFF) and wrap around starting at 0x00 before the Compare Match canoccur.

For generating a waveform output in CTC mode, the OC0A output can be set to toggle its logicallevel on each Compare Match by setting the Compare Output mode bits to toggle mode(COM0A1:0 = 1). The OC0A value will not be visible on the port pin unless the data direction forthe pin is set to output. The waveform generated will have a maximum frequency of fOC0 =fclk_I/O/2 when OCR0A is set to zero (0x00). The waveform frequency is defined by the followingequation:

fclk_I/O

fOCnx=-------------------------------------------------2⋅N⋅(1+OCRnx)

The N variable represents the prescale factor (1, 8, 64, 256, or 1024).

As for the Normal mode of operation, the TOV0 Flag is set in the same timer clock cycle that thecounter counts from MAX to 0x00.

13.7.3

Fast PWM Mode

The fast Pulse Width Modulation or fast PWM mode (WGM02:0 = 3 or 7) provides a high fre-quency PWM waveform generation option. The fast PWM differs from the other PWM option byits single-slope operation. The counter counts from BOTTOM to TOP then restarts from BOT-TOM. TOP is defined as 0xFF when WGM2:0 = 3, and OCR0A when WGM2:0 = 7. In non-inverting Compare Output mode, the Output Compare (OC0x) is cleared on the Compare Matchbetween TCNT0 and OCR0x, and set at BOTTOM. In inverting Compare Output mode, the out-put is set on Compare Match and cleared at BOTTOM. Due to the single-slope operation, theoperating frequency of the fast PWM mode can be twice as high as the phase correct PWMmode that use dual-slope operation. This high frequency makes the fast PWM mode well suitedfor power regulation, rectification, and DAC applications. High frequency allows physically smallsized external components (coils, capacitors), and therefore reduces total system cost.

In fast PWM mode, the counter is incremented until the counter value matches the TOP value.The counter is then cleared at the following timer clock cycle. The timing diagram for the fast

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

PWM mode is shown in Figure 13-8. The TCNT0 value is in the timing diagram shown as a his-togram for illustrating the single-slope operation. The diagram includes non-inverted andinverted PWM outputs. The small horizontal line marks on the TCNT0 slopes represent Com-pare Matches between OCR0x and TCNT0.Figure 13-8.Fast PWM Mode, Timing Diagram

OCRnx Interrupt Flag SetOCRnx Update andTOVn Interrupt Flag SetTCNTnOCnOCn(COMnx1:0 = 2)(COMnx1:0 = 3)Period1234567The Timer/Counter Overflow Flag (TOV0) is set each time the counter reaches TOP. If the inter-rupt is enabled, the interrupt handler routine can be used for updating the compare value.In fast PWM mode, the compare unit allows generation of PWM waveforms on the OC0x pins.Setting the COM0x1:0 bits to two will produce a non-inverted PWM and an inverted PWM outputcan be generated by setting the COM0x1:0 to three: Setting the COM0A1:0 bits to one allowesthe AC0A pin to toggle on Compare Matches if the WGM02 bit is set. This option is not availablefor the OC0B pin (See Table 13-3 on page 80). The actual OC0x value will only be visible on theport pin if the data direction for the port pin is set as output. The PWM waveform is generated bysetting (or clearing) the OC0x Register at the Compare Match between OCR0x and TCNT0, andclearing (or setting) the OC0x Register at the timer clock cycle the counter is cleared (changesfrom TOP to BOTTOM).

The PWM frequency for the output can be calculated by the following equation:

fclk_I/O

fOCnxPWM=-----------------N⋅256

The N variable represents the prescale factor (1, 8, 64, 256, or 1024).

The extreme values for the OCR0A Register represents special cases when generating a PWMwaveform output in the fast PWM mode. If the OCR0A is set equal to BOTTOM, the output willbe a narrow spike for each MAX+1 timer clock cycle. Setting the OCR0A equal to MAX will resultin a constantly high or low output (depending on the polarity of the output set by the COM0A1:0bits.)

A frequency (with 50% duty cycle) waveform output in fast PWM mode can be achieved by set-ting OC0x to toggle its logical level on each Compare Match (COM0x1:0 = 1). The waveformgenerated will have a maximum frequency of fOC0 = fclk_I/O/2 when OCR0A is set to zero. This

2586J–AVR–12/06

元器件交易网www.cecb2b.com

feature is similar to the OC0A toggle in CTC mode, except the double buffer feature of the Out-put Compare unit is enabled in the fast PWM mode.

13.7.4

Phase Correct PWM Mode

The phase correct PWM mode (WGM02:0 = 1 or 5) provides a high resolution phase correctPWM waveform generation option. The phase correct PWM mode is based on a dual-slopeoperation. The counter counts repeatedly from BOTTOM to TOP and then from TOP to BOT-TOM. TOP is defined as 0xFF when WGM2:0 = 1, and OCR0A when WGM2:0 = 5. In non-inverting Compare Output mode, the Output Compare (OC0x) is cleared on the Compare Matchbetween TCNT0 and OCR0x while upcounting, and set on the Compare Match while down-counting. In inverting Output Compare mode, the operation is inverted. The dual-slope operationhas lower maximum operation frequency than single slope operation. However, due to the sym-metric feature of the dual-slope PWM modes, these modes are preferred for motor controlapplications.

In phase correct PWM mode the counter is incremented until the counter value matches TOP.When the counter reaches TOP, it changes the count direction. The TCNT0 value will be equalto TOP for one timer clock cycle. The timing diagram for the phase correct PWM mode is shownon Figure 13-9. The TCNT0 value is in the timing diagram shown as a histogram for illustratingthe dual-slope operation. The diagram includes non-inverted and inverted PWM outputs. Thesmall horizontal line marks on the TCNT0 slopes represent Compare Matches between OCR0xand TCNT0.

Figure 13-9.Phase Correct PWM Mode, Timing Diagram

OCnx Interrupt Flag SetOCRnx UpdateTOVn Interrupt Flag SetTCNTnOCnOCnPeriod(COMnx1:0 = 2)(COMnx1:0 = 3)123The Timer/Counter Overflow Flag (TOV0) is set each time the counter reaches BOTTOM. TheInterrupt Flag can be used to generate an interrupt each time the counter reaches the BOTTOMvalue.

In phase correct PWM mode, the compare unit allows generation of PWM waveforms on theOC0x pins. Setting the COM0x1:0 bits to two will produce a non-inverted PWM. An invertedPWM output can be generated by setting the COM0x1:0 to three: Setting the COM0A0 bits to

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

one allows the OC0A pin to toggle on Compare Matches if the WGM02 bit is set. This option isnot available for the OC0B pin (See Table 13-4 on page 80). The actual OC0x value will only bevisible on the port pin if the data direction for the port pin is set as output. The PWM waveform isgenerated by clearing (or setting) the OC0x Register at the Compare Match between OCR0xand TCNT0 when the counter increments, and setting (or clearing) the OC0x Register at Com-pare Match between OCR0x and TCNT0 when the counter decrements. The PWM frequency forthe output when using phase correct PWM can be calculated by the following equation:

fclk_I/O

fOCnxPCPWM=-----------------N⋅510

The N variable represents the prescale factor (1, 8, 64, 256, or 1024).

The extreme values for the OCR0A Register represent special cases when generating a PWMwaveform output in the phase correct PWM mode. If the OCR0A is set equal to BOTTOM, theoutput will be continuously low and if set equal to MAX the output will be continuously high fornon-inverted PWM mode. For inverted PWM the output will have the opposite logic values.At the very start of period 2 in Figure 13-9 OCn has a transition from high to low even thoughthere is no Compare Match. The point of this transition is to guaratee symmetry around BOT-TOM. There are two cases that give a transition without Compare Match.

•OCR0A changes its value from MAX, like in Figure 13-9. When the OCR0A value is MAX the OCn pin value is the same as the result of a down-counting Compare Match. To ensure symmetry around BOTTOM the OCn value at MAX must correspond to the result of an up-counting Compare Match.

•The timer starts counting from a value higher than the one in OCR0A, and for that reason misses the Compare Match and hence the OCn change that would have happened on the way up.

13.8Timer/Counter Timing Diagrams

The Timer/Counter is a synchronous design and the timer clock (clkT0) is therefore shown as aclock enable signal in the following figures. The figures include information on when InterruptFlags are set. Figure 13-10 contains timing data for basic Timer/Counter operation. The figureshows the count sequence close to the MAX value in all modes other than phase correct PWMmode.

Figure 13-10.Timer/Counter Timing Diagram, no Prescaling

clkI/OclkTn(clkI/O/1)TCNTnTOVnMAX - 1MAXBOTTOMBOTTOM + 1Figure 13-11 shows the same timing data, but with the prescaler enabled.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Figure 13-11.Timer/Counter Timing Diagram, with Prescaler (fclk_I/O/8)

clkI/OclkTn(clkI/O/8)TCNTnTOVnMAX - 1MAXBOTTOMBOTTOM + 1Figure 13-12 shows the setting of OCF0B in all modes and OCF0A in all modes except CTCmode and PWM mode, where OCR0A is TOP.

Figure 13-12.Timer/Counter Timing Diagram, Setting of OCF0x, with Prescaler (fclk_I/O/8)

clkI/OclkTn(clkI/O/8)TCNTnOCRnxOCFnxOCRnx - 1OCRnxOCRnx ValueOCRnx + 1OCRnx + 2Figure 13-13 shows the setting of OCF0A and the clearing of TCNT0 in CTC mode and fastPWM mode where OCR0A is TOP.

Figure 13-13.Timer/Counter Timing Diagram, Clear Timer on Compare Match mode, with Pres-caler (fclk_I/O/8)

clkI/OclkTn(clkI/O/8)TCNTn(CTC)OCRnxOCFnxTOP - 1TOPTOPBOTTOMBOTTOM + 178

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

13.9

13.9.1

GTCCR – General Timer/Counter Control Register

Bit0x2CRead/WriteInitial Value

7TSMR/W0

6PWM1BR0

5COM1B1R0

4COM1B0R0

3FOC1BR0

2FOC1AR0

1PSR1R0

0PSR0R/W0

GTCCR

•Bit 7 – TSM: Timer/Counter Synchronization Mode

Writing the TSM bit to one activates the Timer/Counter Synchronization Mode. In this mode, thevalue written to PSR0 is kept, hence keeping the Prescaler Reset signal asserted. This ensuresthat the timer/counter is halted and can be configured without the risk of advancing during con-figuration. When the TSM bit is written to zero, the PSR0 bit is cleared by hardware, and thetimer/counter start counting.

•Bit 0 – PSR0: Prescaler Reset Timer/Counter0

When this bit is one, the Timer/Counter0 prescaler will be Reset. This bit is normally clearedimmediately by hardware, except if the TSM bit is set.

13.9.2

TCCR0A – Timer/Counter Control Register A

Bit0x2ARead/WriteInitial Value

7COM0A1R/W0

6COM0A0R/W0

5COM0B1R/W0

4COM0B0R/W0

3–R0

2–R0

1WGM01R/W0

0WGM00R/W0

TCCR0A

•Bits 7:6 – COM01A:0: Compare Match Output A Mode

These bits control the Output Compare pin (OC0A) behavior. If one or both of the COM0A1:0bits are set, the OC0A output overrides the normal port functionality of the I/O pin it is connectedto. However, note that the Data Direction Register (DDR) bit corresponding to the OC0A pinmust be set in order to enable the output driver.

When OC0A is connected to the pin, the function of the COM0A1:0 bits depends on theWGM02:0 bit setting. Table 13-2 shows the COM0A1:0 bit functionality when the WGM02:0 bitsare set to a normal or CTC mode (non-PWM).Table 13-2.

COM010011

Compare Output Mode, non-PWM Mode

COM000101

Description

Normal port operation, OC0A disconnected.Toggle OC0A on Compare MatchClear OC0A on Compare MatchSet OC0A on Compare Match

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Table 13-3 shows the COM0A1:0 bit functionality when the WGM01:0 bits are set to fast PWMmode.Table 13-3.

COM010011

Note:

Compare Output Mode, Fast PWM Mode(1)

COM000101

Description

Normal port operation, OC0A disconnected.

WGM02 = 0: Normal Port Operation, OC0A Disconnected.WGM02 = 1: Toggle OC0A on Compare Match.Clear OC0A on Compare Match, set OC0A at BOTTOM(non-inverting mode)

Set OC0A on Compare Match, clear OC0A at BOTTOM(inverting mode)

1.A special case occurs when OCR0A equals TOP and COM0A1 is set. In this case, the Com-pare Match is ignored, but the set or clear is done at BOTTOM. See ”Fast PWM Mode” on page 74 for more details.

Table 13-4 shows the COM0A1:0 bit functionality when the WGM02:0 bits are set to phase cor-rect PWM mode.Table 13-4.

COM0A1

0011

Note:

Compare Output Mode, Phase Correct PWM Mode(1)

COM0A0

0101

Description

Normal port operation, OC0A disconnected.

WGM02 = 0: Normal Port Operation, OC0A Disconnected.WGM02 = 1: Toggle OC0A on Compare Match.

Clear OC0A on Compare Match when up-counting. Set OC0A on Compare Match when down-counting.

Set OC0A on Compare Match when up-counting. Clear OC0A on Compare Match when down-counting.

1.A special case occurs when OCR0A equals TOP and COM0A1 is set. In this case, the Com-pare Match is ignored, but the set or clear is done at TOP. See ”Phase Correct PWM Mode” on page 76 for more details.

•Bits 5:4 – COM0B1:0: Compare Match Output B Mode

These bits control the Output Compare pin (OC0B) behavior. If one or both of the COM0B1:0bits are set, the OC0B output overrides the normal port functionality of the I/O pin it is connectedto. However, note that the Data Direction Register (DDR) bit corresponding to the OC0B pinmust be set in order to enable the output driver.

When OC0B is connected to the pin, the function of the COM0B1:0 bits depends on theWGM02:0 bit setting. Table 13-2 shows the COM0A1:0 bit functionality when the WGM02:0 bitsare set to a normal or CTC mode (non-PWM).Table 13-5.

COM010

Compare Output Mode, non-PWM Mode

COM000

Description

Normal port operation, OC0B disconnected.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Table 13-5.

COM01011

Compare Output Mode, non-PWM Mode

COM00101

Description

Toggle OC0B on Compare MatchClear OC0B on Compare MatchSet OC0B on Compare Match

Table 13-3 shows the COM0B1:0 bit functionality when the WGM02:0 bits are set to fast PWMmode.Table 13-6.

COM010011

Note:

Compare Output Mode, Fast PWM Mode(1)

COM000101

Description

Normal port operation, OC0B disconnected.Reserved

Clear OC0B on Compare Match, set OC0B at BOTTOM (non-inverting mode)

Set OC0B on Compare Match, clear OC0B at BOTTOM(inverting mode)

1.A special case occurs when OCR0B equals TOP and COM0B1 is set. In this case, the Com-pare Match is ignored, but the set or clear is done at BOTTOM. See ”Fast PWM Mode” on page 74 for more details.

Table 13-4 shows the COM0B1:0 bit functionality when the WGM02:0 bits are set to phase cor-rect PWM mode.Table 13-7.

COM0A1

0011

Note:

Compare Output Mode, Phase Correct PWM Mode(1)

COM0A0

0101

Description

Normal port operation, OC0B disconnected.Reserved

Clear OC0B on Compare Match when up-counting. Set OC0B on Compare Match when down-counting.

Set OC0B on Compare Match when up-counting. Clear OC0B on Compare Match when down-counting.

1.A special case occurs when OCR0B equals TOP and COM0B1 is set. In this case, the Com-pare Match is ignored, but the set or clear is done at TOP. See ”Phase Correct PWM Mode” on page 76 for more details.

•Bits 3, 2 – Res: Reserved Bits

These bits are reserved bits in the ATtiny25/45/85 and will always read as zero.

•Bits 1:0 – WGM01:0: Waveform Generation Mode

Combined with the WGM02 bit found in the TCCR0B Register, these bits control the countingsequence of the counter, the source for maximum (TOP) counter value, and what type of wave-form generation to be used, see Table 13-8. Modes of operation supported by the Timer/Counterunit are: Normal mode (counter), Clear Timer on Compare Match (CTC) mode, and two types ofPulse Width Modulation (PWM) modes (see ”Modes of Operation” on page 73).

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Table 13-8.Waveform Generation Mode Bit Description

Timer/Counter Mode of OperationNormalPWM, Phase CorrectCTCFast PWMReservedPWM, Phase CorrectReservedFast PWM

Update ofOCRx atImmediateTOPImmediateBOTTOM

–TOP–BOTTOM

TOV FlagSet on(1)(2)

MAXBOTTOMMAXMAX–BOTTOM

–TOP

Mode01234567Notes:

WGM200001111

WGM100110011

WGM001010101

TOP0xFF0xFFOCRA0xFF–OCRA–OCRA

1.MAX = 0xFF 2.BOTTOM = 0x00

13.9.3TCCR0B – Timer/Counter Control Register B

Bit0x33Read/WriteInitial Value

7FOC0AW0

6FOC0BW0

5–R0

4–R0

3WGM02R/W0

2CS02R/W0

1CS01R/W0

0CS00R/W0

TCCR0B

•Bit 7 – FOC0A: Force Output Compare A

The FOC0A bit is only active when the WGM bits specify a non-PWM mode.

However, for ensuring compatibility with future devices, this bit must be set to zero whenTCCR0B is written when operating in PWM mode. When writing a logical one to the FOC0A bit,an immediate Compare Match is forced on the Waveform Generation unit. The OC0A output ischanged according to its COM0A1:0 bits setting. Note that the FOC0A bit is implemented as astrobe. Therefore it is the value present in the COM0A1:0 bits that determines the effect of theforced compare.

A FOC0A strobe will not generate any interrupt, nor will it clear the timer in CTC mode usingOCR0A as TOP.

The FOC0A bit is always read as zero.

•Bit 6 – FOC0B: Force Output Compare B

The FOC0B bit is only active when the WGM bits specify a non-PWM mode.

However, for ensuring compatibility with future devices, this bit must be set to zero whenTCCR0B is written when operating in PWM mode. When writing a logical one to the FOC0B bit,an immediate Compare Match is forced on the Waveform Generation unit. The OC0B output ischanged according to its COM0B1:0 bits setting. Note that the FOC0B bit is implemented as astrobe. Therefore it is the value present in the COM0B1:0 bits that determines the effect of theforced compare.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

A FOC0B strobe will not generate any interrupt, nor will it clear the timer in CTC mode usingOCR0B as TOP.

The FOC0B bit is always read as zero.

•Bits 5:4 – Res: Reserved Bits

These bits are reserved bits in the ATtiny25/45/85 and will always read as zero.•Bit 3 – WGM02: Waveform Generation Mode

See the description in the ”TCCR0A – Timer/Counter Control Register A” on page 79.•Bits 2:0 – CS02:0: Clock Select

The three Clock Select bits select the clock source to be used by the Timer/Counter.Table 13-9.

CS0200001111

00110011

Clock Select Bit Description

CS0001010101

Description

No clock source (Timer/Counter stopped)clkI/O/(No prescaling)clkI/O/8 (From prescaler)clkI/O/64 (From prescaler)clkI/O/256 (From prescaler)clkI/O/1024 (From prescaler)

External clock source on T0 pin. Clock on falling edge.External clock source on T0 pin. Clock on rising edge.

CS01

If external pin modes are used for the Timer/Counter0, transitions on the T0 pin will clock thecounter even if the pin is configured as an output. This feature allows software control of thecounting.

13.9.4

TCNT0 – Timer/Counter Register

Bit0x32Read/WriteInitialValue

R/W0

4R/W0

3R/W0

2R/W0

1R/W0

TCNT0

R/W0

TCNT0[7:0]

The Timer/Counter Register gives direct access, both for read and write operations, to theTimer/Counter unit 8-bit counter. Writing to the TCNT0 Register blocks (removes) the CompareMatch on the following timer clock. Modifying the counter (TCNT0) while the counter is running,introduces a risk of missing a Compare Match between TCNT0 and the OCR0x Registers.

13.9.5

OCR0A – Output Compare Register A

Bit0x29Read/WriteInitialValue

R/W0

4R/W0

3R/W0

2R/W0

1R/W0

OCR0A

R/W0

OCR0A[7:0]

The Output Compare Register A contains an 8-bit value that is continuously compared with thecounter value (TCNT0). A match can be used to generate an Output Compare interrupt, or togenerate a waveform output on the OC0A pin.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

13.9.6 OCR0B – Output Compare Register B

Bit0x28Read/WriteInitialValue

R/W0

4R/W0

3R/W0

2R/W0

1R/W0

OCR0B

R/W0

OCR0B[7:0]

The Output Compare Register B contains an 8-bit value that is continuously compared with thecounter value (TCNT0). A match can be used to generate an Output Compare interrupt, or togenerate a waveform output on the OC0B pin.

13.9.7

TIMSK – Timer/Counter Interrupt Mask Register

Bit0x39Read/WriteInitial Value

7–R0

6OCIE1AR/W0

5OCIE1BR/W0

4OCIE0AR/W0

3OCIE0BR/W0

2TOIE1R/W0

1TOIE0R/W0

0–R0

TIMSK

•Bits 7, 0 – Res: Reserved Bits

These bits are reserved bits and will always read as zero.

•Bit 4 – OCIE0A: Timer/Counter0 Output Compare Match A Interrupt Enable

When the OCIE0A bit is written to one, and the I-bit in the Status Register is set, theTimer/Counter0 Compare Match A interrupt is enabled. The corresponding interrupt is executedif a Compare Match in Timer/Counter0 occurs, i.e., when the OCF0A bit is set in theTimer/Counter 0 Interrupt Flag Register – TIFR0.

•Bit 3 – OCIE0B: Timer/Counter Output Compare Match B Interrupt Enable

When the OCIE0B bit is written to one, and the I-bit in the Status Register is set, theTimer/Counter Compare Match B interrupt is enabled. The corresponding interrupt is executed ifa Compare Match in Timer/Counter occurs, i.e., when the OCF0B bit is set in the Timer/CounterInterrupt Flag Register – TIFR0.

•Bit 1 – TOIE0: Timer/Counter0 Overflow Interrupt Enable

When the TOIE0 bit is written to one, and the I-bit in the Status Register is set, theTimer/Counter0 Overflow interrupt is enabled. The corresponding interrupt is executed if anoverflow in Timer/Counter0 occurs, i.e., when the TOV0 bit is set in the Timer/Counter 0 Inter-rupt Flag Register – TIFR0.

13.9.8

TIFR – Timer/Counter Interrupt Flag Register

Bit0x38Read/WriteInitialValue

7–R0

6OCF1AR/W0

5OCF1BR/W0

4OCF0AR/W0

3OCF0BR/W0

2TOV1R/W0

1TOV0R/W0

0–R0

TIFR

•Bits 7, 0 – Res: Reserved Bits

These bits are reserved bits and will always read as zero.

•Bit 4– OCF0A: Output Compare Flag 0 A

The OCF0A bit is set when a Compare Match occurs between the Timer/Counter0 and the datain OCR0A – Output Compare Register0. OCF0A is cleared by hardware when executing the cor-responding interrupt handling vector. Alternatively, OCF0A is cleared by writing a logic one to

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

the flag. When the I-bit in SREG, OCIE0A (Timer/Counter0 Compare Match Interrupt Enable),and OCF0A are set, the Timer/Counter0 Compare Match Interrupt is executed.

•Bit 3 – OCF0B: Output Compare Flag 0 B

The OCF0B bit is set when a Compare Match occurs between the Timer/Counter and the data inOCR0B – Output Compare Register0 B. OCF0B is cleared by hardware when executing the cor-responding interrupt handling vector. Alternatively, OCF0B is cleared by writing a logic one tothe flag. When the I-bit in SREG, OCIE0B (Timer/Counter Compare B Match Interrupt Enable),and OCF0B are set, the Timer/Counter Compare Match Interrupt is executed.

•Bit 1 – TOV0: Timer/Counter0 Overflow Flag

The bit TOV0 is set when an overflow occurs in Timer/Counter0. TOV0 is cleared by hardwarewhen executing the corresponding interrupt handling vector. Alternatively, TOV0 is cleared bywriting a logic one to the flag. When the SREG I-bit, TOIE0 (Timer/Counter0 Overflow InterruptEnable), and TOV0 are set, the Timer/Counter0 Overflow interrupt is executed.

The setting of this flag is dependent of the WGM02:0 bit setting. Refer to Table 13-8, ”WaveformGeneration Mode Bit Description” on page 82.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

14.8-bit Timer/Counter1

The Timer/Counter1 is a general purpose 8-bit Timer/Counter module that has a separate pres-caling selection from the separate prescaler.

14.1Timer/Counter1 Prescaler

Figure 14-1 shows the Timer/Counter1 prescaler that supports two clocking modes, a synchro-nous clocking mode and an asynchronous clocking mode. The synchronous clocking mode usesthe system clock (CK) as the clock timebase and asynchronous mode uses the fast peripheralclock (PCK) as the clock time base. The PCKE bit from the PLLCSR register enables the asyn-chronous mode when it is set (‘1’).Figure 14-1.Timer/Counter1 Prescaler

PCKECKPCK64/32 MHzPSR1T1CK14-BITT/C PRESCALERT1CK/1024T1CK/2048T1CK/4096T1CK/8192T1CK/16384T1CK/128T1CK/256T1CK/320CS10CS11CS12CS13TIMER/COUNTER1 COUNT ENABLEIn the asynchronous clocking mode the clock selections are from PCK to PCK/16384 and stop,and in the synchronous clocking mode the clock selections are from CK to CK/16384 and stop.The clock options are described in Table 14-5 on page 92 and the Timer/Counter1 Control Reg-ister, TCCR1. Setting the PSR1 bit in GTCCR register resets the prescaler. The PCKE bit in thePLLCSR register enables the asynchronous mode. The frequency of the fast peripheral clock is64 MHz (or 32 MHz in Low Speed Mode).

14.2Counter and Compare Units

The Timer/Counter1 general operation is described in the asynchronous mode and the opera-tion in the synchronous mode is mentioned only if there are differences between these twomodes. Figure 14-2 shows Timer/Counter 1 synchronization register block diagram and syn-chronization delays in between registers. Note that all clock gating details are not shown in thefigure. The Timer/Counter1 register values go through the internal synchronization registers,which cause the input synchronization delay, before affecting the counter operation. The regis-ters TCCR1, GTCCR, OCR1A, OCR1B, and OCR1C can be read back right after writing theregister. The read back values are delayed for the Timer/Counter1 (TCNT1) register and flags(OCF1A, OCF1B, and TOV1), because of the input and output synchronization.

The Timer/Counter1 features a high resolution and a high accuracy usage with the lower pres-caling opportunities. It can also support two accurate, high speed, 8-bit Pulse Width Modulatorsusing clock speeds up to 64 MHz (or 32 MHz in Low Speed Mode). In this mode,Timer/Counter1 and the output compare registers serve as dual stand-alone PWMs with non-

ATtiny25/45/85

2586J–AVR–12/06

T1CK/16T1CK/8T1CK/512T1CK/64T1CK/2T1CK/4T1CK元器件交易网www.cecb2b.com

ATtiny25/45/85

overlapping non-inverted and inverted outputs. Refer to page 89 for a detailed description onthis function. Similarly, the high prescaling opportunities make this unit useful for lower speedfunctions or exact timing functions with infrequent actions.

Figure 14-2.Timer/Counter 1 Synchronization Register Block Diagram.

8-BIT DATABUSIO-registersOCR1AOCR1BOCR1CTCCR1GTCCRInput synchronizationregistersOCR1A_SIOCR1B_SIOCR1C_SITCCR1_SIOCF1ATCNT1Timer/Counter1Output synchronizationregistersTCNT_SOGTCCR_SIOCF1A_SOTCNT1TCNT1OCF1AOCF1BTOV1TCNT1_SIOCF1B_SOOCF1A_SIOCF1B_SIOCF1BTOV1TOV1_SITOV1_SOPCKECKSASA1/2 CK Delay1..2 PCK Delay1 CK Delay1 CK Delay1/2 CK DelayPCKSYNCMODEASYNCMODE1 PCK Delay~1 CK DelayNo DelayTimer/Counter1 and the prescaler allow running the CPU from any clock source while the pres-caler is operating on the fast 64 MHz (or 32 MHz in Low Speed Mode) PCK clock in theasynchronous mode.

Note that the system clock frequency must be lower than one third of the PCK frequency. Thesynchronization mechanism of the asynchronous Timer/Counter1 needs at least two edges ofthe PCK when the system clock is high. If the frequency of the system clock is too high, it is arisk that data or control values are lost.

The following Figure 14-3 shows the block diagram for Timer/Counter1.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Figure 14-3.Timer/Counter1 Block Diagram

T/C1 OVER-T/C1 COMPARET/C1 COMPAREFLOW IRQMATCH A IRQMATCH B IRQOC1A(PB1)OC1A(PB0)OC1B(PB4)OC1B(PB3)DEAD TIME GENERATORDEAD TIME GENERATOROCIE1AOCIE1BTOIE0OCF1ATOIE1OCF1BTOV1TIMER INT. MASKREGISTER (TIMSK)TIMER INT. FLAGREGISTER (TIFR)OCF1AOCF1BTOV1TOV0T/C CONTROLREGISTER 1 (TCCR1)PWM1ACTC1COM1A1COM1A0CS13CS12CS11CS10GLOBAL T/C CONTROLREGISTER (GTCCR)PWM1BCOM1B1COM1B0FOC1BFOC1APSR1TIMER/COUNTER1TIMER/COUNTER1(TCNT1)T/C CLEART/C1 CONTROLLOGICCKPCK8-BIT COMPARATOR8-BIT COMPARATOR8-BIT COMPARATORT/C1 OUTPUTCOMPARE REGISTER(OCR1A)T/C1 OUTPUTCOMPARE REGISTER(OCR1B)T/C1 OUTPUTCOMPARE REGISTER(OCR1C)8-BIT DATABUSThree status flags (overflow and compare matches) are found in the Timer/Counter InterruptFlag Register - TIFR. Control signals are found in the Timer/Counter Control Registers TCCR1and GTCCR. The interrupt enable/disable settings are found in the Timer/Counter InterruptMask Register - TIMSK.

The Timer/Counter1 contains three Output Compare Registers, OCR1A, OCR1B, and OCR1Cas the data source to be compared with the Timer/Counter1 contents. In normal mode the Out-put Compare functions are operational with all three output compare registers. OCR1Adetermines action on the OC1A pin (PB1), and it can generate Timer1 OC1A interrupt in normalmode and in PWM mode. Likewise, OCR1B determines action on the OC1B pin (PB4) and it cangenerate Timer1 OC1B interrupt in normal mode and in PWM mode. OCR1C holds theTimer/Counter maximum value, i.e. the clear on compare match value. In the normal mode anoverflow interrupt (TOV1) is generated when Timer/Counter1 counts from $FF to $00, while inthe PWM mode the overflow interrupt is generated when Timer/Counter1 counts either from $FFto $00 or from OCR1C to $00. The inverted PWM outputs OC1A and OC1B are not connected innormal mode.

In PWM mode, OCR1A and OCR1B provide the data values against which the Timer Countervalue is compared. Upon compare match the PWM outputs (OC1A, OC1A, OC1B, OC1B) aregenerated. In PWM mode, the Timer Counter counts up to the value specified in the output com-pare register OCR1C and starts again from $00. This feature allows limiting the counter “full”value to a specified value, lower than $FF. Together with the many prescaler options, flexiblePWM frequency selection is provided. Table 14-3 on page 91 lists clock selection and OCR1Cvalues to obtain PWM frequencies from 20 kHz to 250 kHz in 10 kHz steps and from 250 kHz to500 kHz in 50 kHz steps. Higher PWM frequencies can be obtained at the expense of resolution.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

14.2.1

Timer/Counter1 Initialization for Asynchronous Mode

To set Timer/Counter1 in asynchronous mode first enable PLL and then wait 100 µs for PLL tostabilize. Next, poll the PLOCK bit until it is set and then set the PCKE bit.Timer/Counter1 in PWM Mode

When the PWM mode is selected, Timer/Counter1 and the Output Compare Register C -OCR1C form a dual 8-bit, free-running and glitch-free PWM generator with outputs on thePB1(OC1A) and PB4(OC1B) pins and inverted outputs on pins PB0(OC1A) and PB3(OC1B). Asdefault non-overlapping times for complementary output pairs are zero, but they can be insertedusing a Dead Time Generator (see description on page 100).

Figure 14-4.The PWM Output PairPWM1x14.2.2

PWM1xtnon-overlap=0tnon-overlap=0x = A or BWhen the counter value match the contents of OCR1A or OCR1B, the OC1A and OC1B outputsare set or cleared according to the COM1A1/COM1A0 or COM1B1/COM1B0 bits in theTimer/Counter1 Control Register A - TCCR1, as shown in Table 14-1.

Timer/Counter1 acts as an up-counter, counting from $00 up to the value specified in the outputcompare register OCR1C, and starting from $00 up again. A compare match with OC1C will setan overflow interrupt flag (TOV1) after a synchronization delay following the compare event.Table 14-1.

COM110011

Compare Mode Select in PWM Mode

COM100101

Effect on Output Compare PinsOC1x not connected.OC1x not connected.OC1x cleared on compare match. Set whenTCNT1 = $01.OC1x set on compare match. Cleared when TCNT1 = $00.OC1x cleared on compare match. Set when TCNT1 = $01. OC1x not connected.OC1x Set on compare match. Cleared when TCNT1= $01. OC1x not connected.Note that in PWM mode, writing to the Output Compare Registers OCR1A or OCR1B, the datavalue is first transferred to a temporary location. The value is latched into OCR1A or OCR1Bwhen the Timer/Counter reaches OCR1C. This prevents the occurrence of odd-length PWMpulses (glitches) in the event of an unsynchronized OCR1A or OCR1B. See Figure 14-5 for anexample.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Figure 14-5.Effects of Unsynchronized OCR Latching

Compare Value changesCounter ValueCompare ValuePWM Output OC1xSynchronized OC1x LatchCompare Value changesCounter ValueCompare ValuePWM Output OC1xUnsynchronized OC1x LatchGlitchDuring the time between the write and the latch operation, a read from OCR1A or OCR1B willread the contents of the temporary location. This means that the most recently written valuealways will read out of OCR1A or OCR1B.

When OCR1A or OCR1B contain $00 or the top value, as specified in OCR1C register, the out-put PB1(OC1A) or PB4(OC1B) is held low or high according to the settings ofCOM1A1/COM1A0. This is shown in Table 14-2.Table 14-2.

COM1x1

001111

PWM Outputs OCR1x = $00 or OCR1C, x = A or B

COM1x0

110011

OCR1x$00OCR1C$00OCR1C$00OCR1C

Output OC1x

LHLHHL

Output OC1xHL

Not connected.Not connected.Not connected.Not connected.

In PWM mode, the Timer Overflow Flag - TOV1 is set when the TCNT1 counts to the OCR1Cvalue and the TCNT1 is reset to $00. The Timer Overflow Interrupt1 is executed when TOV1 isset provided that Timer Overflow Interrupt and global interrupts are enabled. This also applies tothe Timer Output Compare flags and interrupts.

The frequency of the PWM will be Timer Clock 1 Frequency divided by (OCR1C value + 1). Seethe following equation:

fPWM=-------------TCK1----------------------(OCR1C + 1)

Resolution shows how many bit is required to express the value in the OCR1C register. It is cal-culated by following equationResolutionPWM = log2(OCR1C + 1).

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Table 14-3.

20 kHz30 kHz40 kHz50 kHz60 kHz70 kHz80 kHz90 kHz100 kHz110 kHz120 kHz130 kHz140 kHz150 kHz160 kHz170 kHz180 kHz190 kHz200 kHz250 kHz300 kHz350 kHz400 kHz450 kHz500 kHz

Timer/Counter1 Clock Prescale Select in the Asynchronous Mode

Clock Selection

PCK/16PCK/16PCK/8PCK/8PCK/8PCK/4PCK/4PCK/4PCK/4PCK/4PCK/4PCK/2PCK/2PCK/2PCK/2PCK/2PCK/2PCK/2PCK/2PCKPCKPCKPCKPCKPCK

CS13:CS10

0101010101000100010000110011001100110011001100100010001000100010001000100010000100010001000100010001

OCR1C199132199159132228199177159144132245228212199187177167159255212182159141127

RESOLUTION

7.67.17.67.37.17.87.67.57.37.27.17.97.87.77.67.67.57.47.38.07.77.57.37.17.0

PWM Frequency

2586J–AVR–12/06

元器件交易网www.cecb2b.com

14.3

14.3.1

TCCR1 – Timer/Counter1 Control Register

Bit0x30Read/WriteInitial value

7CTC1R/W0

6PWM1AR/W0

5COM1A1R/W0

4COM1A0R/W0

3CS13R/W0

2CS12R/W0

1CS11R/W0

0CS10R/W0

TCCR1

•Bit 7- CTC1 : Clear Timer/Counter on Compare Match

When the CTC1 control bit is set (one), Timer/Counter1 is reset to $00 in the CPU clock cycleafter a compare match with OCR1C register value. If the control bit is cleared, Timer/Counter1continues counting and is unaffected by a compare match.

•Bit 6- PWM1A: Pulse Width Modulator A Enable

When set (one) this bit enables PWM mode based on comparator OCR1A in Timer/Counter1and the counter value is reset to $00 in the CPU clock cycle after a compare match with OCR1Cregister value.

•Bits 5,4 - COM1A1, COM1A0: Comparator A Output Mode, Bits 1 and 0

The COM1A1 and COM1A0 control bits determine any output pin action following a comparematch with compare registerA in Timer/Counter1. Output pin actions affect pin PB1 (OC1A).Since this is an alternative function to an I/O port, the corresponding direction control bit must beset (one) in order to control an output pin. Note that OC1A is not connected in normal mode.Table 14-4.

COM1A1

0011

Comparator A Mode Select

COM1A0

0101

Description

Timer/Counter Comparator A disconnected from output pin OC1A.Toggle the OC1A output line.Clear the OC1A output line.Set the OC1A output line

In PWM mode, these bits have different functions. Refer to Table 14-1 on page 89 for a detaileddescription.

•Bits 3:0 - CS13, CS12, CS11, CS10: Clock Select Bits 3, 2, 1, and 0

The Clock Select bits 3, 2, 1, and 0 define the prescaling source of Timer/Counter1.Table 14-5.

CS1300000

Timer/Counter1 Prescale Select

CS1200001

CS1100110

CS1001010

Asynchronous Clocking Mode T/C1 stoppedPCKPCK/2PCK/4PCK/8

SynchronousClocking Mode T/C1 stoppedCKCK/2CK/4CK/8

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Table 14-5.

CS1300011111111

Timer/Counter1 Prescale Select (Continued)

CS1211100001111

CS1101100110011

CS1010101010101

Asynchronous Clocking Mode PCK/16PCK/32PCK/64PCK/128PCK/256PCK/512PCK/1024PCK/2048PCK/4096PCK/8192PCK/16384

SynchronousClocking Mode CK/16CK/32CK/64CK/128CK/256CK/512CK/1024CK/2048CK/4096CK/8192CK/16384

The Stop condition provides a Timer Enable/Disable function.

14.3.2

GTCCR – General Timer/Counter1 Control Register

Bit0x2CRead/WriteInitial value

7TSMR/W0

6PWM1BR/W0

5COM1B1R/W0

4COM1B0R/W0

3FOC1BW0

2FOC1AW0

1PSR1R/W0

0PSR0R/W0

GTCCR

•Bit 6 - PWM1B: Pulse Width Modulator B Enable

When set (one) this bit enables PWM mode based on comparator OCR1B in Timer/Counter1and the counter value is reset to $00 in the CPU clock cycle after a compare match with OCR1Cregister value.

•Bits 5,4 - COM1B1, COM1B0: Comparator B Output Mode, Bits 1 and 0

The COM1B1 and COM1B0 control bits determine any output pin action following a comparematch with compare registerB in Timer/Counter1. Output pin actions affect pin PB4 (OC1B).Since this is an alternative function to an I/O port, the corresponding direction control bit must beset (one) in order to control an output pin. Note that OC1B is not connected in normal mode.Table 14-6.

COM1B1

0011

Comparator B Mode Select

COM1B0

0101

Description

Timer/Counter Comparator B disconnected from output pin OC1B.Toggle the OC1B output line.Clear the OC1B output line.Set the OC1B output line

In PWM mode, these bits have different functions. Refer to Table 14-1 on page 89 for a detaileddescription.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

•Bit 3 - FOC1B: Force Output Compare Match 1B

Writing a logical one to this bit forces a change in the compare match output pin PB3 (OC1B)according to the values already set in COM1B1 and COM1B0. If COM1B1 and COM1B0 writtenin the same cycle as FOC1B, the new settings will be used. The Force Output Compare bit canbe used to change the output pin value regardless of the timer value. The automatic action pro-grammed in COM1B1 and COM1B0 takes place as if a compare match had occurred, but nointerrupt is generated. The FOC1B bit always reads as zero. FOC1B is not in use if PWM1B bitis set.

•Bit 2 - FOC1A: Force Output Compare Match 1A

Writing a logical one to this bit forces a change in the compare match output pin PB1 (OC1A)according to the values already set in COM1A1 and COM1A0. If COM1A1 and COM1A0 writtenin the same cycle as FOC1A, the new settings will be used. The Force Output Compare bit canbe used to change the output pin value regardless of the timer value. The automatic action pro-grammed in COM1A1 and COM1A0 takes place as if a compare match had occurred, but nointerrupt is generated. The FOC1A bit always reads as zero. FOC1A is not in use if PWM1A bitis set.

•Bit 1 - PSR1 : Prescaler Reset Timer/Counter1

When this bit is set (one), the Timer/Counter prescaler (TCNT1 is unaffected) will be reset. Thebit will be cleared by hardware after the operation is performed. Writing a zero to this bit will haveno effect. This bit will always read as zero.

14.3.3

TCNT1 – Timer/Counter1

Bit0x2FRead/WriteInitial value

7MSBR/W0

R/W0

0LSBR/W0

TCNT1

This 8-bit register contains the value of Timer/Counter1.

Timer/Counter1 is realized as an up counter with read and write access. Due to synchronizationof the CPU, Timer/Counter1 data written into Timer/Counter1 is delayed by one and half CPUclock cycles in synchronous mode and at most one CPU clock cycles for asynchronous mode.

14.3.4

OCR1A –Timer/Counter1 Output Compare RegisterA

Bit0x2ERead/WriteInitial value

7MSBR/W0

R/W0

0LSBR/W0

OCR1A

The output compare register A is an 8-bit read/write register.

The Timer/Counter Output Compare Register A contains data to be continuously compared withTimer/Counter1. Actions on compare matches are specified in TCCR1. A compare match doesonly occur if Timer/Counter1 counts to the OCR1A value. A software write that sets TCNT1 andOCR1A to the same value does not generate a compare match.

A compare match will set the compare interrupt flag OCF1A after a synchronization delay follow-ing the compare event.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

14.3.5

OCR1B – Timer/Counter1 Output Compare RegisterB

Bit0x2BRead/WriteInitial value

7MSBR/W0

R/W0

0LSBR/W0

OCR1B

The output compare register B is an 8-bit read/write register.

The Timer/Counter Output Compare Register B contains data to be continuously compared withTimer/Counter1. Actions on compare matches are specified in TCCR1. A compare match doesonly occur if Timer/Counter1 counts to the OCR1B value. A software write that sets TCNT1 andOCR1B to the same value does not generate a compare match.

A compare match will set the compare interrupt flag OCF1B after a synchronization delay follow-ing the compare event.

14.3.6

OCR1C – Timer/Counter1 Output Compare RegisterC

Bit0x2DRead/WriteInitial value

7MSBR/W1

R/W1

0LSBR/W1

OCR1C

The output compare register C is an 8-bit read/write register.

The Timer/Counter Output Compare Register C contains data to be continuously compared withTimer/Counter1. A compare match does only occur if Timer/Counter1 counts to the OCR1Cvalue. A software write that sets TCNT1 and OCR1C to the same value does not generate acompare match. If the CTC1 bit in TCCR1 is set, a compare match will clear TCNT1.This register has the same function in normal mode and PWM mode.

14.3.7

TIMSK – Timer/Counter Interrupt Mask Register

Bit0x39Read/WriteInitial value

7-R0

6OCIE1AR/W0

5OCIE1BR/W0

4OCIE0AR/W0

3OCIE0BR/W0

2TOIE1R/W0

1TOIE0R/W0

0-R0

TIMSK

•Bit 7 - Res: Reserved Bit

This bit is a reserved bit in the ATtiny25/45/85 and always reads as zero.

•Bit 6 - OCIE1A: Timer/Counter1 Output Compare Interrupt Enable

When the OCIE1A bit is set (one) and the I-bit in the Status Register is set (one), theTimer/Counter1 Compare MatchA, interrupt is enabled. The corresponding interrupt at vector$003 is executed if a compare matchA occurs. The Compare Flag in Timer/Counter1 is set (one)in the Timer/Counter Interrupt Flag Register.

•Bit 5 - OCIE1B: Timer/Counter1 Output Compare Interrupt Enable

When the OCIE1B bit is set (one) and the I-bit in the Status Register is set (one), theTimer/Counter1 Compare MatchB, interrupt is enabled. The corresponding interrupt at vector$009 is executed if a compare matchB occurs. The Compare Flag in Timer/Counter1 is set (one)in the Timer/Counter Interrupt Flag Register.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

•Bit 2 - TOIE1: Timer/Counter1 Overflow Interrupt Enable

When the TOIE1 bit is set (one) and the I-bit in the Status Register is set (one), theTimer/Counter1 Overflow interrupt is enabled. The corresponding interrupt (at vector $004) isexecuted if an overflow in Timer/Counter1 occurs. The Overflow Flag (Timer1) is set (one) in theTimer/Counter Interrupt Flag Register - TIFR.

•Bit 0 - Res: Reserved Bit

This bit is a reserved bit in the ATtiny25/45/85 and always reads as zero.

14.3.8

TIFR – Timer/Counter Interrupt Flag Register

Bit0x38Read/WriteInitial value

7-R0

6OCF1AR/W0

5OCF1BR/W0

4OCF0AR/W0

3OCF0BR/W0

2TOV1R/W0

1TOV0R/W0

0-R0

TIFR

•Bit 7 - Res: Reserved Bit

This bit is a reserved bit in the ATtiny25/45/85 and always reads as zero.

•Bit 6 - OCF1A: Output Compare Flag 1A

The OCF1A bit is set (one) when compare match occurs between Timer/Counter1 and the datavalue in OCR1A - Output Compare Register 1A. OCF1A is cleared by hardware when executingthe corresponding interrupt handling vector. Alternatively, OCF1A is cleared, after synchroniza-tion clock cycle, by writing a logic one to the flag. When the I-bit in SREG, OCIE1A, and OCF1Aare set (one), the Timer/Counter1 A compare match interrupt is executed.

•Bit 5 - OCF1B: Output Compare Flag 1B

The OCF1B bit is set (one) when compare match occurs between Timer/Counter1 and the datavalue in OCR1B - Output Compare Register 1A. OCF1B is cleared by hardware when executingthe corresponding interrupt handling vector. Alternatively, OCF1B is cleared, after synchroniza-tion clock cycle, by writing a logic one to the flag. When the I-bit in SREG, OCIE1B, and OCF1Bare set (one), the Timer/Counter1 B compare match interrupt is executed.

•Bit 2 - TOV1: Timer/Counter1 Overflow Flag

In normal mode (PWM1A=0 and PWM1B=0) the bit TOV1 is set (one) when an overflow occursin Timer/Counter1. The bit TOV1 is cleared by hardware when executing the correspondinginterrupt handling vector. Alternatively, TOV1 is cleared, after synchronization clock cycle, bywriting a logical one to the flag.

In PWM mode (either PWM1A=1 or PWM1B=1) the bit TOV1 is set (one) when compare matchoccurs between Timer/Counter1 and data value in OCR1C - Output Compare Register 1C.When the SREG I-bit, and TOIE1 (Timer/Counter1 Overflow Interrupt Enable), and TOV1 are set(one), the Timer/Counter1 Overflow interrupt is executed.

•Bit 0 - Res: Reserved Bit

This bit is a reserved bit in the ATtiny25/45/85 and always reads as zero.

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

14.3.9

PLLCSR – PLL Control and Status Register

Bit0x27Read/WriteInitial value

7LSMR/W0

6-R0

5-R0

4-R0

3-R0

2PCKER/W0

1PLLER/W0/1

0PLOCKR0

PLLCSR

•Bit 7 - LSM: Low Speed Mode

The high speed mode is enabled as default and the fast peripheral clock is 64 MHz, but the lowspeed mode can be set by writing the LSM bit to one. Then the fast peripheral clock is scaleddown to 32 MHz. The low speed mode must be set, if the supply voltage is below 2.7 volts,because the Timer/Counter1 is not running fast enough on low voltage levels. It is highly recom-mended that Timer/Counter1 is stopped whenever the LSM bit is changed.Note, that LSM can not be set if PLLCLK is used as system clock.

•Bit 6:3- Res : Reserved Bits

These bits are reserved bits in the ATtiny25/45/85 and always read as zero.

•Bit 2- PCKE: PCK Enable

The PCKE bit change the Timer/Counter1 clock source. When it is set, the asynchronous clockmode is enabled and fast 64 MHz (or 32 MHz in Low Speed Mode) PCK clock is used asTimer/Counter1 clock source. If this bit is cleared, the synchronous clock mode is enabled, andsystem clock CK is used as Timer/Counter1 clock source. This bit can be set only if PLLE bit isset. It is safe to set this bit only when the PLL is locked i.e the PLOCK bit is 1. The bit PCKE canonly be set, if the PLL has been enabled earlier.

•Bit 1 - PLLE: PLL Enable

When the PLLE is set, the PLL is started and if needed internal RC-oscillator is started as a PLLreference clock. If PLL is selected as a system clock source the value for this bit is always 1.•Bit 0 - PLOCK: PLL Lock Detector

When the PLOCK bit is set, the PLL is locked to the reference clock. The PLOCK bit should beignored during initial PLL lock-in sequence when PLL frequency overshoots and undershoots,before reaching steady state. The steady state is obtained within 100 µs. After PLL lock-in it isrecommended to check the PLOCK bit before enabling PCK for Timer/Counter1.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

15.8-bit Timer/Counter1 in ATtiny15 Mode

The ATtiny15 compatibility mode is selected by writing the code “0011” to the CKSEL fuses (ifany other code is written, the Timer/Counter1 is working in normal mode). When selected theATtiny15 compatibility mode provides an ATtiny15 backward compatible prescaler andTimer/Counter. Furthermore, the clocking system has same clock frequencies as in ATtiny15.

15.1Timer/Counter1 Prescaler

Figure 15-1 shows an ATtiny15 compatible prescaler. It has two prescaler units, the 3-bit pres-caler for the system clock (CK) and the 10-bit prescaler for the fast peripheral clock (PCK). Theclocking system of the Timer/Counter1 is always synchronous in the ATtiny15 compatibilitymode, because the same RC Oscillator is used as a PLL clock source (generates the input clockfor the prescaler) and the AVR core.Figure 15-1.Timer/Counter1 Prescaler

PSR1CK (1.6 MHz)PCK (25.6 MHz)CLEAR3-BIT T/C PRESCALERCLEAR10-BIT T/C PRESCALERCK/2CK/4CS10CS11CS12CS13TIMER/COUNTER1 COUNT ENABLEThe same clock selections as in ATtiny15 can be chosen for Timer/Counter1 from the outputmultiplexer, because the frequency of the fast peripheral clock is 25.6 MHz and the prescaler issimilar in the ATtiny15 compatibility mode. The clock selections are PCK, PCK/2, PCK/4, PCK/8,CK, CK/2, CK/4, CK/8, CK/16, CK/32, CK/64, CK/128, CK/256, CK/512, CK/1024 and stop.

15.2Counter and Compare Units

Figure 15-2 shows Timer/Counter 1 synchronization register block diagram and synchronizationdelays in between registers. Note that all clock gating details are not shown in the figure. TheTimer/Counter1 register values go through the internal synchronization registers, which causethe input synchronization delay, before affecting the counter operation. The registers TCCR1,GTCCR, OCR1A and OCR1C can be read back right after writing the register. The read backvalues are delayed for the Timer/Counter1 (TCNT1) register and flags (OCF1A and TOV1),because of the input and output synchronization.

The Timer/Counter1 features a high resolution and a high accuracy usage with the lower pres-caling opportunities. It can also support an accurate, high speed, 8-bit Pulse Width Modulator(PWM) using clock speeds up to 25.6 MHz. In this mode, Timer/Counter1 and the Output Com-pare Registers serve as a stand-alone PWM. Refer to ”Timer/Counter1 in PWM Mode” on page101 for a detailed description on this function. Similarly, the high prescaling opportunities makethis unit useful for lower speed functions or exact timing functions with infrequent actions.

ATtiny25/45/85

2586J–AVR–12/06

CK/8PCKCK0CK/1024CK/128CK/256CK/512PCK/2PCK/4PCK/8CK/16CK/32CK/64元器件交易网www.cecb2b.com

ATtiny25/45/85

Figure 15-2.Timer/Counter 1 Synchronization Register Block Diagram.

8-BIT DATABUSIO-registersOCR1AOCR1CInput synchronizationregistersOCR1A_SIOCR1C_SITCNT_SOTCNT1Timer/Counter1Output synchronizationregistersTCCR1GTCCRTCCR1_SIGTCCR_SITCNT1TCNT1TCNT1_SIOCF1A_SOOCF1AOCF1ATOV1OCF1A_SITOV1_SITOV1_SOTOV1PCKECKSASA1..2 PCK Delay1 PCK Delay~1 CK DelayNo DelayPCKSYNCMODEASYNCMODE1..2 PCK Delay1PCK Delay~1 CK DelayNo DelayTimer/Counter1 and the prescaler allow running the CPU from any clock source while the pres-caler is operating on the fast 25.6 MHz PCK clock in the asynchronous mode.The following Figure 15-3 shows the block diagram for Timer/Counter1.

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Figure 15-3.Timer/Counter1 Block Diagram

T/C1 OVER-T/C1 COMPAREFLOW IRQMATCH A IRQOC1A(PB1)OCIE1ATOIE0OCF1ATOIE1TOV1TIMER INT. MASKREGISTER (TIMSK)TIMER INT. FLAGREGISTER (TIFR)OCF1ATOV1TOV0T/C CONTROLREGISTER 1 (TCCR1)CS12CTC1PWM1ACOM1A1CS13CS11CS10COM1A0GLOBAL T/C CONTROLREGISTER 2 (GTCCR)FOC1APSR1TIMER/COUNTER1TIMER/COUNTER1(TCNT1)T/C CLEART/C1 CONTROLLOGICCKPCK8-BIT COMPARATOR8-BIT COMPARATORT/C1 OUTPUTCOMPARE REGISTER(OCR1A)T/C1 OUTPUTCOMPARE REGISTER(OCR1C)8-BIT DATABUSTwo status flags (overflow and compare match) are found in the Timer/Counter Interrupt FlagRegister - TIFR. Control signals are found in the Timer/Counter Control Registers TCCR1 andGTCCR. The interrupt enable/disable settings are found in the Timer/Counter Interrupt MaskRegister - TIMSK.

The Timer/Counter1 contains two Output Compare Registers, OCR1A and OCR1C as the datasource to be compared with the Timer/Counter1 contents. In normal mode the Output Comparefunctions are operational with OCR1A only. OCR1A determines action on the OC1A pin (PB1),and it can generate Timer1 OC1A interrupt in normal mode and in PWM mode. OCR1C holdsthe Timer/Counter maximum value, i.e. the clear on compare match value. In the normal modean overflow interrupt (TOV1) is generated when Timer/Counter1 counts from $FF to $00, whilein the PWM mode the overflow interrupt is generated when the Timer/Counter1 counts eitherfrom $FF to $00 or from OCR1C to $00.

In PWM mode, OCR1A provides the data values against which the Timer Counter value is com-pared. Upon compare match the PWM outputs (OC1A) is generated. In PWM mode, the TimerCounter counts up to the value specified in the output compare register OCR1C and starts againfrom $00. This feature allows limiting the counter “full” value to a specified value, lower than $FF.Together with the many prescaler options, flexible PWM frequency selection is provided. Table14-3 on page 91 lists clock selection and OCR1C values to obtain PWM frequencies from 20kHz to 250 kHz in 10 kHz steps and from 250 kHz to 500 kHz in 50 kHz steps. Higher PWM fre-quencies can be obtained at the expense of resolution.

100

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

15.2.1

Timer/Counter1 in PWM Mode

When the PWM mode is selected, Timer/Counter1 and the Output Compare Register A -OCR1A form an 8-bit, free-running and glitch-free PWM generator with output on thePB1(OC1A).

When the counter value match the content of OCR1A, the OC1A and output is set or clearedaccording to the COM1A1/COM1A0 bits in the Timer/Counter1 Control Register A - TCCR1, asshown in Table 15-1.

Timer/Counter1 acts as an up-counter, counting from $00 up to the value specified in the outputcompare register OCR1C, and starting from $00 up again. A compare match with OCR1C willset an overflow interrupt flag (TOV1) after a synchronization delay following the compare event.Table 15-1.

COM1A1

0011

Compare Mode Select in PWM Mode

COM1A0

0101

Effect on Output Compare PinOC1A not connected.OC1A not connected.

OC1A cleared on compare match. Set when TCNT1 = $01.OC1A set on compare match. Cleared when TCNT1 = $01.

Note that in PWM mode, writing to the Output Compare Register OCR1A, the data value is firsttransferred to a temporary location. The value is latched into OCR1A when the Timer/Counterreaches OCR1C. This prevents the occurrence of odd-length PWM pulses (glitches) in the eventof an unsynchronized OCR1A. See Figure 15-4 for an e xample.Figure 15-4.Effects of Unsynchronized OCR Latching

Compare Value changesCounter ValueCompare ValuePWM Output OC1ASynchronized OC1A LatchCompare Value changesCounter ValueCompare ValuePWM Output OC1AUnsynchronized OC1A LatchGlitchDuring the time between the write and the latch operation, a read from OCR1A will read the con-tents of the temporary location. This means that the most recently written value always will readout of OCR1A.

101

2586J–AVR–12/06

元器件交易网www.cecb2b.com

When OCR1A contains $00 or the top value, as specified in OCR1C register, the outputPB1(OC1A) is held low or high according to the settings of COM1A1/COM1A0. This is shown inTable 15-2.Table 15-2.

001111

PWM Outputs OCR1A = $00 or OCR1C

COM1A0

110011

OCR1A$00OCR1C$00OCR1C$00OCR1C

Output OC1A

LHLHHL

COM1A1

The frequency of the PWM will be Timer Clock 1 Frequency divided by (OCR1C value + 1). Seethe following equation:

fPWM=-------------TCK1----------------------(OCR1C + 1)

Resolution shows how many bit is required to express the value in the OCR1C register. It is cal-culated by following equationResolutionPWM = log2(OCR1C + 1).

Table 15-3.Timer/Counter1 Clock Prescale Select in the Asynchronous Mode

Clock Selection

PCK/16PCK/16PCK/8PCK/8PCK/8PCK/4PCK/4PCK/4PCK/4PCK/4PCK/4PCK/2

CS13..CS10

010101010100010001000011001100110011001100110010

OCR1C199132199159132228199177159144132245

RESOLUTION

7.67.17.67.37.17.87.67.57.37.27.17.9

PWM Frequency

20 kHz30 kHz40 kHz50 kHz60 kHz70 kHz80 kHz90 kHz100 kHz110 kHz120 kHz130 kHz

102

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Table 15-3.

Timer/Counter1 Clock Prescale Select in the Asynchronous Mode (Continued)

Clock Selection

PCK/2PCK/2PCK/2PCK/2PCK/2PCK/2PCK/2PCKPCKPCKPCKPCKPCK

CS13..CS10

0010001000100010001000100010000100010001000100010001

OCR1C228212199187177167159255212182159141127

RESOLUTION

7.87.77.67.67.57.47.38.07.77.57.37.17.0

PWM Frequency

140 kHz150 kHz160 kHz170 kHz180 kHz190 kHz200 kHz250 kHz300 kHz350 kHz400 kHz450 kHz500 kHz

15.3

15.3.1

TCCR1 – Timer/Counter1 Control Register

Bit0x30Read/WriteInitial value

7CTC1R/W0

6PWM1AR/W0

5COM1A1R/W0

4COM1A0R/W0

3CS13R/W0

2CS12R/W0

1CS11R/W0

0CS10R/W0

TCCR1A

•Bit 7- CTC1 : Clear Timer/Counter on Compare Match

When the CTC1 control bit is set (one), Timer/Counter1 is reset to $00 in the CPU clock cycleafter a compare match with OCR1A register. If the control bit is cleared, Timer/Counter1 contin-ues counting and is unaffected by a compare match.

•Bit 6 - PWM1A: Pulse Width Modulator A Enable

When set (one) this bit enables PWM mode based on comparator OCR1A in Timer/Counter1and the counter value is reset to $00 in the CPU clock cycle after a compare match with OCR1Cregister value.

•Bits 5,4 - COM1A1, COM1A0: Comparator A Output Mode, Bits 1 and 0

103

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Table 15-4.

COM1A1

0011

Comparator A Mode Select

COM1A0

0101

Description

Timer/Counter Comparator A disconnected from output pin OC1A.Toggle the OC1A output line.Clear the OC1A output line.Set the OC1A output line

In PWM mode, these bits have different functions. Refer to Table 15-1 on page 101 for adetailed description.

•Bits 3:0 - CS13, CS12, CS11, CS10: Clock Select Bits 3, 2, 1, and 0

The Clock Select bits 3, 2, 1, and 0 define the prescaling source of Timer/Counter1.Table 15-5.

CS130000000011111111

Timer/Counter1 Prescale Select

CS120000111100001111

CS110011001100110011

CS100101010101010101

T/C1 ClockT/C1 stoppedPCKPCK/2PCK/4PCK/8CKCK/2CK/4CK/8CK/16CK/32CK/64CK/128CK/256CK/512CK/1024

The Stop condition provides a Timer Enable/Disable function.

104

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

15.3.2

GTCCR – General Timer/Counter1 Control Register

Bit0x2CRead/WriteInitial value

7TSMR/W0

6PWM1BR/W0

5COM1B1R/W0

4COM1B0R/W0

3FOC1BW0

2FOC1AW0

1PSR1R/W0

0PSR0R/W0

GTCCR

•Bit 2- FOC1A: Force Output Compare Match 1A

•Bit 1- PSR1 : Prescaler Reset Timer/Counter1

15.3.3

TCNT1 – Timer/Counter1

Bit0x2FRead/WriteInitial value

7MSBR/W0

R/W0

0LSBR/W0

TCNT1

This 8-bit register contains the value of Timer/Counter1.

Timer/Counter1 is realized as an up counter with read and write access. Due to synchronizationof the CPU, Timer/Counter1 data written into Timer/Counter1 is delayed by one CPU clock cyclein synchronous mode and at most two CPU clock cycles for asynchronous mode.

15.3.4OCR1A – Timer/Counter1 Output Compare RegisterA

Bit0x2ERead/WriteInitial value

7MSBR/W0

R/W0

0LSBR/W0

OCR1A

The output compare register A is an 8-bit read/write register.

A compare match will set the compare interrupt flag OCF1A after a synchronization delay follow-ing the compare event.

105

2586J–AVR–12/06

元器件交易网www.cecb2b.com

15.3.5OCR1C – Timer/Counter1 Output Compare Register C

Bit0x2DRead/WriteInitial value

7MSBR/W1

R/W1

0LSBR/W1

OCR1C

The Output Compare Register B - OCR1B from ATtiny15 is replaced with the output compareregister C - OCR1C that is an 8-bit read/write register. This register has the same function as theOutput Compare Register B in ATtiny15.

15.3.6

TIMSK – Timer/Counter Interrupt Mask Register

Bit0x39Read/WriteInitial value

7-R0

6OCIE1AR/W0

5OCIE1BR/W0

4OCIE0AR/W0

3OCIE0BR/W0

2TOIE1R/W0

1TOIE0R/W0

0-R0

TIMSK

•Bit 7 - Res: Reserved Bit

This bit is a reserved bit in the ATtiny25/45/85 and always reads as zero.

•Bit 6 - OCIE1A: Timer/Counter1 Output Compare Interrupt Enable

•Bit 2 - TOIE1: Timer/Counter1 Overflow Interrupt Enable

•Bit 0 - Res: Reserved Bit

This bit is a reserved bit in the ATtiny25/45/85 and always reads as zero.

15.3.7

TIFR – Timer/Counter Interrupt Flag Register

Bit0x38Read/WriteInitial value

7-R0

6OCF1AR/W0

5OCF1BR/W0

4OCF0AR/W0

3OCF0BR/W0

2TOV1R/W0

1TOV0R/W0

0-R0

TIFR

•Bit 7 - Res: Reserved Bit

This bit is a reserved bit in the ATtiny25/45/85 and always reads as zero.

106

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

•Bit 6 - OCF1A: Output Compare Flag 1A

•Bit 2 - TOV1: Timer/Counter1 Overflow Flag

The bit TOV1 is set (one) when an overflow occurs in Timer/Counter1. TOV1 is cleared by hard-ware when executing the corresponding interrupt handling vector. Alternatively, TOV1 iscleared, after synchronization clock cycle, by writing a logical one to the flag. When the SREG I-bit, and TOIE1 (Timer/Counter1 Overflow Interrupt Enable), and TOV1 are set (one), theTimer/Counter1 Overflow interrupt is executed.

•Bit 0 - Res: Reserved Bit

This bit is a reserved bit in the ATtiny25/45/85 and always reads as zero.

15.3.8

PLLCSR – PLL Control and Status Register

Bit0x27Read/WriteInitial value

7LSMR/W0

6-R0

5-R0

4-R0

3-R0

2PCKER/W0

1PLLER/W0/1

0PLOCKR0

PLLCSR

•Bit 6:3- Res : Reserved Bits

These bits are reserved bits in the ATtiny25/45/85 and always read as zero.•Bit 2 - PCKE: PCK Enable

The bit PCKE is always set in the ATtiny15 compatibility mode.•Bit 1 - PLLE: PLL Enable

The PLL is always enabled in the ATtiny15 compatibility mode.

•Bit 0 - PLOCK: PLL Lock Detector

107

2586J–AVR–12/06

元器件交易网www.cecb2b.com

16.Dead Time Generator

The Dead Time Generator is provided for the Timer/Counter1 PWM output pairs to allow drivingexternal power control switches safely. The Dead Time Generator is a separate block that canbe connected to Timer/Counter1 and it is used to insert dead times (non-overlapping times) forthe Timer/Counter1 complementary output pairs (OC1A-OC1A and OC1B-OC1B). The sharingof tasks is as follows: the timer/counter generates the PWM output and the Dead Time Genera-tor generates the non-overlapping PWM output pair from the timer/counter PWM signal. TwoDead Time Generators are provided, one for each PWM output. The non-overlap time is adjust-able and the PWM output and it’s complementary output are adjusted separately, andindependently for both PWM outputs.

Figure 16-1.Timer/Counter1 & Dead Time Generators

PCKET15MCKPWM GENERATORTIMER/COUNTER1PWM1APCKPWM1BDT1AHDT1ALDEAD TIME GENERATORDEAD TIME GENERATORDT1BHDT1BLOC1AOC1AOC1BOC1BThe dead time generation is based on the 4-bit down counters that count the dead time, asshown in Figure 46. There is a dedicated prescaler in front of the Dead Time Generator that candivide the Timer/Counter1 clock (PCK or CK) by 1, 2, 4 or 8. This provides for large range ofdead times that can be generated. The prescaler is controlled by two control bits DTPS11..10from the I/O register at address 0x23. The block has also a rising and falling edge detector thatis used to start the dead time counting period. Depending on the edge, one of the transitions onthe rising edges, OC1x or OC1x is delayed until the counter has counted to zero. The compara-tor is used to compare the counter with zero and stop the dead time insertion when zero hasbeen reached. The counter is loaded with a 4-bit DT1xH or DT1xL value from DT1x I/O register,depending on the edge of the PWM generator output when the dead time insertion is started. Figure 16-2.Dead Time Generator

T/C1 CLOCKDTPS11..10COMPARATOROC1xDEAD TIMEPRESCALERCLOCK CONTROL4-BIT COUNTEROC1xDT1xH DT1xI/O REGISTERPWM1xThe length of the counting period is user adjustable by selecting the dead time prescaler settingin 0x23 register, and selecting then the dead time value in I/O register DT1x. The DT1x register

108

ATtiny25/45/85

2586J–AVR–12/06

DT1xL元器件交易网www.cecb2b.com

ATtiny25/45/85

consists of two 4-bit fields, DT1xH and DT1xL that control the dead time periods of the PWMoutput and its’ complementary output separately. Thus the rising edge of OC1x and OC1x canhave different dead time periods. The dead time is adjusted as the number of prescaled deadtime generator clock cycles.

Figure 16-3.The Complementary Output Pair

PWM1xOC1xOC1xx = A or Btnon-overlap / rising edgetnon-overlap / falling edge16.1

16.1.1

DTPS1 – Timer/Counter1 Dead Time Prescaler Register 1

Bit0x23Read/WriteInitial value

1DTPS11R/W0

0DTPS10R/W0

DTPS1

The dead time prescaler register, DTPS1 is a 2-bit read/write register.

•Bits 1:0- DTPS11:DTPS10: Dead Time Prescaler

The dedicated Dead Time prescaler in front of the Dead Time Generator can divide theTimer/Counter1 clock (PCK or CK) by 1, 2, 4 or 8 providing a large range of dead times that canbe generated. The Dead Time prescaler is controlled by two bits DTPS11..10 from the DeadTime Prescaler register. These bits define the division factor of the Dead Time prescaler. Thedivision factors are given in table 46..Table 16-1.

DTPS11

0011

Division factors of the Dead Time prescaler

DTPS10

0101

Prescaler divides the T/C1 clock by1x (no division)2x4x8x

16.1.2DT1A – Timer/Counter1 Dead Time A

Bit0x25Read/WriteInitial value

7DT1AH3R/W0

6DT1AH2R/W0

5DT1AH1R/W0

4DT1AH0R/W0

3DT1AL3R/W0

2DT1AL2R/W0

1DT1AL1R/W0

0DT1AL0R/W0

DT1A

109

2586J–AVR–12/06

元器件交易网www.cecb2b.com

The dead time value register A is an 8-bit read/write register.

The dead time delay of is adjusted by the dead time value register, DT1A. The register consistsof two fields, DT1AH3..0 and DT1AL3..0, one for each complementary output. Therefore a differ-ent dead time delay can be adjusted for the rising edge of OC1A and the rising edge of OC1A.•Bits 7:4- DT1AH3:DT1AH0: Dead Time Value for OC1A Output

The dead time value for the OC1A output. The dead time delay is set as a number of the pres-caled timer/counter clocks. The minimum dead time is zero and the maximum dead time is theprescaled time/counter clock period multiplied by 15.

•Bits 3:0- DT1AL3:DT1AL0: Dead Time Value for OC1A Output

16.1.3

DT1B – Timer/Counter1 Dead Time B

Bit0x24Read/WriteInitial value

7DT1BH3R/W0

6DT1BH2R/W0

5DT1BH1R/W0

4DT1BH0R/W0

3DT1BL3R/W0

2DT1BL2R/W0

1DT1BL1R/W0

0DT1BL0R/W0

DT1B

The dead time value register Bis an 8-bit read/write register.

The dead time delay of is adjusted by the dead time value register, DT1B. The register consistsof two fields, DT1BH3:0 and DT1BL3:0, one for each complementary output. Therefore a differ-ent dead time delay can be adjusted for the rising edge of OC1A and the rising edge of OC1A.•Bits 7:4- DT1BH3:DT1BH0: Dead Time Value for OC1B Output

The dead time value for the OC1B output. The dead time delay is set as a number of the pres-caled timer/counter clocks. The minimum dead time is zero and the maximum dead time is theprescaled time/counter clock period multiplied by 15.

•Bits 3:0- DT1BL3:DT1BL0: Dead Time Value for OC1B Output

110

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

17.USI – Universal Serial Interface

17.1

Features

••••••

Two-wire Synchronous Data Transfer (Master or Slave)Three-wire Synchronous Data Transfer (Master or Slave)Data Received InterruptWakeup from Idle Mode

Wake-up from All Sleep Modes In Two-wire Mode

Two-wire Start Condition Detector with Interrupt Capability

17.2Overview

The Universal Serial Interface (USI), provides the basic hardware resources needed for serialcommunication. Combined with a minimum of control software, the USI allows significantlyhigher transfer rates and uses less code space than solutions based on software only. Interruptsare included to minimize the processor load.

A simplified block diagram of the USI is shown on Figure 17-1. For the actual placement of I/Opins, refer to ”Pinout ATtiny25/45/85” on page 2. CPU accessible I/O Registers, including I/Obits and I/O pins, are shown in bold. The device-specific I/O Register and bit locations are listedin the ”Register Descriptions” on page 118.

Figure 17-1.Universal Serial Interface, Block Diagram

DQLEBit7Bit0DO(Output only)DI/SDA3210TIM0 COMP(Input/Open Drain)USIDRUSIDB3210[1]01CLOCKHOLDDATA BUSUSIOIFUSISIFUSIDCUSIPF4-bit CounterUSCK/SCL(Input/Open Drain)USISR2Two-wire ClockControl UnitUSIWM1USIWM0USICS1USICS0USICLKUSIOIEUSISIEUSICRThe 8-bit Shift Register is directly accessible via the data bus and contains the incoming andoutgoing data. The register has no buffering so the data must be read as quickly as possible toensure that no data is lost. The most significant bit is connected to one of two output pinsdepending of the wire mode configuration. A transparent latch is inserted between the SerialRegister Output and output pin, which delays the change of data output to the opposite clockedge of the data input sampling. The serial input is always sampled from the Data Input (DI) pinindependent of the configuration.

USITC111

2586J–AVR–12/06

元器件交易网www.cecb2b.com

The 4-bit counter can be both read and written via the data bus, and can generate an overflowinterrupt. Both the Serial Register and the counter are clocked simultaneously by the same clocksource. This allows the counter to count the number of bits received or transmitted and generatean interrupt when the transfer is complete. Note that when an external clock source is selectedthe counter counts both clock edges. In this case the counter counts the number of edges, andnot the number of bits. The clock can be selected from three different sources: The USCK pin,Timer/Counter0 Compare Match or from software.

The Two-wire clock control unit can generate an interrupt when a start condition is detected onthe Two-wire bus. It can also generate wait states by holding the clock pin low after a start con-dition is detected, or after the counter overflows.

17.3

17.3.1

Functional Descriptions

Three-wire Mode

The USI Three-wire mode is compliant to the Serial Peripheral Interface (SPI) mode 0 and 1, butdoes not have the slave select (SS) pin functionality. However, this feature can be implementedin software if necessary. Pin names used by this mode are: DI, DO, and USCK.

Figure 17-2.Three-wire Mode Operation, Simplified Diagram

DOBit7Bit6Bit5Bit4Bit3Bit2Bit1Bit0DIUSCKSLAVEDOBit7Bit6Bit5Bit4Bit3Bit2Bit1Bit0DIUSCKPORTxnMASTERFigure 17-2 shows two USI units operating in Three-wire mode, one as Master and one asSlave. The two Shift Registers are interconnected in such way that after eight USCK clocks, thedata in each register are interchanged. The same clock also increments the USI’s 4-bit counter.The Counter Overflow (interrupt) Flag, or USIOIF, can therefore be used to determine when atransfer is completed. The clock is generated by the Master device software by toggling theUSCK pin via the PORT Register or by writing a one to the USITC bit in USICR.

112

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Figure 17-3.Three-wire Mode, Timing Diagram

CYCLEUSCKUSCKDODIMSBMSB665544332211LSBLSB( Reference )12345678ABCDEThe Three-wire mode timing is shown in Figure 17-3. At the top of the figure is a USCK cycle ref-erence. One bit is shifted into the USI Shift Register (USIDR) for each of these cycles. TheUSCK timing is shown for both external clock modes. In External Clock mode 0 (USICS0 = 0), DIis sampled at positive edges, and DO is changed (Data Register is shifted by one) at negativeedges. External Clock mode 1 (USICS0 = 1) uses the opposite edges versus mode 0, i.e., sam-ples data at negative and changes the output at positive edges. The USI clock modescorresponds to the SPI data mode 0 and 1.

Referring to the timing diagram (Figure 17-3.), a bus transfer involves the following steps:1.The Slave device and Master device sets up its data output and, depending on the proto-col used, enables its output driver (mark A and B). The output is set up by writing the data to be transmitted to the Serial Data Register. Enabling of the output is done by set-ting the corresponding bit in the port Data Direction Register. Note that point A and B does not have any specific order, but both must be at least one half USCK cycle before point C where the data is sampled. This must be done to ensure that the data setup requirement is satisfied. The 4-bit counter is reset to zero.2.The Master generates a clock pulse by software toggling the USCK line twice (C and D).

The bit value on the slave and master’s data input (DI) pin is sampled by the USI on the first edge (C), and the data output is changed on the opposite edge (D). The 4-bit counter will count both edges.3.Step 2. is repeated eight times for a complete register (byte) transfer.

4.After eight clock pulses (i.e., 16 clock edges) the counter will overflow and indicate that

the transfer is completed. The data bytes transferred must now be processed before a new transfer can be initiated. The overflow interrupt will wake up the processor if it is set to Idle mode. Depending of the protocol used the slave device can now set its output to high impedance.

17.3.2

SPI Master Operation Example

The following code demonstrates how to use the USI module as a SPI Master:

SPITransfer:

outldioutldioutinsbrs

USIDR,r16r16,(1<r16,(1<SPITransfer_loop:

113

2586J–AVR–12/06

元器件交易网www.cecb2b.com

rjmpinret

SPITransfer_loopr16,USIDRII

The code is size optimized using only eight instructions (+ ret). The code example assumes thatIthe DO and USCK pins are enabled as output in the DDRE Register. The value stored in registerI

r16 prior to the function is called is transferred to the Slave device, and when the transfer is com-IIpleted the data received from the Slave is stored back into the r16 Register.

IIThe second and third instructions clears the USI Counter Overflow Flag and the USI counterI

value. The fourth and fifth instruction set Three-wire mode, positive edge Shift Register clock,I

count at USITC strobe, and toggle USCK. The loop is repeated 16 times.I

The following code demonstrates how to use the USI module as a SPI Master with maximumI

speed (fsck = fck/4):

SPITransfer_Fast:

IIIIIIout USDR,r16

ldi r16,(1<I

ldi r17,(1<USICR,r16 ; MSBUSICR,r16

out USCR,r17out USCR,r17out USCR,r16out USCR,r17out USCR,r16out USCR,r17out USCR,r16out USCR,r17out USCR,r16out USCR,r17out USCR,r16out USCR,r17out

USICR,r16 ; LSB

out USCR,r17in r16,USDRret

114

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

17.3.3

SPI Slave Operation Example

The following code demonstrates how to use the USI module as a SPI Slave:

init:

ldiout...

SlaveSPITransfer:

outldioutinsbrsrjmpinret

USIDR,r16r16,(1<SlaveSPITransfer_loopr16,USIDR

r16,(1<SlaveSPITransfer_loop:

The code is size optimized using only eight instructions (+ ret). The code example assumes thatthe DO is configured as output and USCK pin is configured as input in the DDR Register. Thevalue stored in register r16 prior to the function is called is transferred to the master device, andwhen the transfer is completed the data received from the Master is stored back into the r16Register.

Note that the first two instructions is for initialization only and needs only to be executedonce.These instructions sets Three-wire mode and positive edge Shift Register clock. The loopis repeated until the USI Counter Overflow Flag is set.

115

2586J–AVR–12/06

元器件交易网www.cecb2b.com

17.3.4

Two-wire Mode

The USI Two-wire mode is compliant to the Inter IC (TWI) bus protocol, but without slew rate lim-iting on outputs and input noise filtering. Pin names used by this mode are SCL and SDA.

Figure 17-4.Two-wire Mode Operation, Simplified Diagram

VCCBit7Bit6Bit5Bit4Bit3Bit2Bit1Bit0SDASCLHOLDSCLTwo-wire ClockControl UnitSLAVEBit7Bit6Bit5Bit4Bit3Bit2Bit1Bit0SDASCLPORTxnMASTERFigure 17-4 shows two USI units operating in Two-wire mode, one as Master and one as Slave.It is only the physical layer that is shown since the system operation is highly dependent of thecommunication scheme used. The main differences between the Master and Slave operation atthis level, is the serial clock generation which is always done by the Master, and only the Slaveuses the clock control unit. Clock generation must be implemented in software, but the shiftoperation is done automatically by both devices. Note that only clocking on negative edge forshifting data is of practical use in this mode. The slave can insert wait states at start or end oftransfer by forcing the SCL clock low. This means that the Master must always check if the SCLline was actually released after it has generated a positive edge.

Since the clock also increments the counter, a counter overflow can be used to indicate that thetransfer is completed. The clock is generated by the master by toggling the USCK pin via thePORT Register.

The data direction is not given by the physical layer. A protocol, like the one used by the TWI-bus, must be implemented to control the data flow.

116

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Figure 17-5.Two-wire Mode, Typical Timing Diagram

SDASCLS1 - 7891 - 891 - 89PADDRESSR/WACKDATAACKDATAACKABCDEFReferring to the timing diagram (Figure 17-5.), a bus transfer involves the following steps:1.The a start condition is generated by the Master by forcing the SDA low line while the

SCL line is high (A). SDA can be forced low either by writing a zero to bit 7 of the Shift Register, or by setting the corresponding bit in the PORT Register to zero. Note that the Data Direction Register bit must be set to one for the output to be enabled. The slave device’s start detector logic (Figure 17-6.) detects the start condition and sets the USISIF Flag. The flag can generate an interrupt if necessary. 2.In addition, the start detector will hold the SCL line low after the Master has forced an

negative edge on this line (B). This allows the Slave to wake up from sleep or complete its other tasks before setting up the Shift Register to receive the address. This is done by clearing the start condition flag and reset the counter. 3.The Master set the first bit to be transferred and releases the SCL line (C). The Slave

samples the data and shift it into the Serial Register at the positive edge of the SCL clock.4.After eight bits are transferred containing slave address and data direction (read or

write), the Slave counter overflows and the SCL line is forced low (D). If the slave is not the one the Master has addressed, it releases the SCL line and waits for a new start condition.5.If the Slave is addressed it holds the SDA line low during the acknowledgment cycle

before holding the SCL line low again (i.e., the Counter Register must be set to 14 before releasing SCL at (D)). Depending of the R/W bit the Master or Slave enables its output. If the bit is set, a master read operation is in progress (i.e., the slave drives the SDA line) The slave can hold the SCL line low after the acknowledge (E).6.Multiple bytes can now be transmitted, all in same direction, until a stop condition is given

by the Master (F). Or a new start condition is given.If the Slave is not able to receive more data it does not acknowledge the data byte it has lastreceived. When the Master does a read operation it must terminate the operation by force theacknowledge bit low after the last byte transmitted.Figure 17-6.Start Condition Detector, Logic Diagram

USISIFDQSDACLRCLRDQCLOCKHOLDSCLWrite( USISIF)117

2586J–AVR–12/06

元器件交易网www.cecb2b.com

17.3.5

Start Condition Detector

The start condition detector is shown in Figure 17-6. The SDA line is delayed (in the range of 50to 300 ns) to ensure valid sampling of the SCL line. The start condition detector is only enabledin Two-wire mode.

The start condition detector is working asynchronously and can therefore wake up the processorfrom the Power-down sleep mode. However, the protocol used might have restrictions on theSCL hold time. Therefore, when using this feature in this case the Oscillator start-up time set bythe CKSEL Fuses (see ”Clock Systems and their Distribution” on page 22) must also be takeninto the consideration. Refer to the USISIF bit description on page 119 for further details.

17.4Alternative USI Usage

When the USI unit is not used for serial communication, it can be set up to do alternative tasksdue to its flexible design.

17.4.1

Half-duplex Asynchronous Data Transfer

By utilizing the Shift Register in Three-wire mode, it is possible to implement a more compactand higher performance UART than by software only.4-bit Counter

The 4-bit counter can be used as a stand-alone counter with overflow interrupt. Note that if thecounter is clocked externally, both clock edges will generate an increment.

17.4.2

17.4.3

12-bit Timer/Counter

Combining the USI 4-bit counter and Timer/Counter0 allows them to be used as a 12-bitcounter.Edge Triggered External Interrupt

By setting the counter to maximum value (F) it can function as an additional external interrupt.The Overflow Flag and Interrupt Enable bit are then used for the external interrupt. This featureis selected by the USICS1 bit.Software Interrupt

The counter overflow interrupt can be used as a software interrupt triggered by a clock strobe.

17.4.4

17.4.5

17.5

17.5.1

USIDR – USI Data Register

Bit0x0FRead/WriteInitial Value

7MSBR/W0

R/W0

0LSBR/W0

USIDR

When accessing the USI Data Register (USIDR) the Serial Register can be accessed directly. Ifa serial clock occurs at the same cycle the register is written, the register will contain the valuewritten and no shift is performed. A (left) shift operation is performed depending of the USICS1:0bits setting. The shift operation can be controlled by an external clock edge, by aTimer/Counter0 Compare Match, or directly by software using the USICLK strobe bit. Note thateven when no wire mode is selected (USIWM1:0 = 0) both the external data input (DI/SDA) andthe external clock input (USCK/SCL) can still be used by the Shift Register.

118

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

The output pin in use, DO or SDA depending on the wire mode, is connected via the output latchto the most significant bit (bit 7) of the Data Register. The output latch is open (transparent) dur-ing the first half of a serial clock cycle when an external clock source is selected (USICS1 = 1),and constantly open when an internal clock source is used (USICS1 = 0). The output will bechanged immediately when a new MSB written as long as the latch is open. The latch ensuresthat data input is sampled and data output is changed on opposite clock edges.

Note that the corresponding Data Direction Register to the pin must be set to one for enablingdata output from the Shift Register.

17.5.2

USIBR – USI Buffer Register

Bit0x10Read/WriteInitial Value

7MSBR0

0LSBR0

USIBR

The content of the Serial Register is loaded to the USI Buffer Register when the trasfer is com-pleted, and instead of accessing the USI Data Register (the Serial Register) the USI Data Buffercan be accessed when the CPU reads the received data. This gives the CPU time to handleother program tasks too as the controlling of the USI is not so timing critical. The USI flags as setsame as when reading the USIDR register.

17.5.3

USISR – USI Status Register

Bit0x0ERead/WriteInitial Value

7USISIFR/W0

6USIOIFR/W0

5USIPFR/W0

4USIDCR0

3USICNT3R/W0

2USICNT2R/W0

1USICNT1R/W0

0USICNT0R/W0

USISR

The Status Register contains Interrupt Flags, line Status Flags and the counter value.

•Bit 7 – USISIF: Start Condition Interrupt Flag

When Two-wire mode is selected, the USISIF Flag is set (to one) when a start condition isdetected. When output disable mode or Three-wire mode is selected and (USICSx = 0b11 &USICLK = 0) or (USICS = 0b10 & USICLK = 0), any edge on the SCK pin sets the flag.

An interrupt will be generated when the flag is set while the USISIE bit in USICR and the GlobalInterrupt Enable Flag are set. The flag will only be cleared by writing a logical one to the USISIFbit. Clearing this bit will release the start detection hold of USCL in Two-wire mode. A start condition interrupt will wakeup the processor from all sleep modes.

•Bit 6 – USIOIF: Counter Overflow Interrupt Flag

This flag is set (one) when the 4-bit counter overflows (i.e., at the transition from 15 to 0). Aninterrupt will be generated when the flag is set while the USIOIE bit in USICR and the GlobalInterrupt Enable Flag are set. The flag will only be cleared if a one is written to the USIOIF bit.Clearing this bit will release the counter overflow hold of SCL in Two-wire mode.A counter overflow interrupt will wakeup the processor from Idle sleep mode.

•Bit 5 – USIPF: Stop Condition Flag

When Two-wire mode is selected, the USIPF Flag is set (one) when a stop condition is detected.The flag is cleared by writing a one to this bit. Note that this is not an Interrupt Flag. This signal isuseful when implementing Two-wire bus master arbitration.

119

2586J–AVR–12/06

元器件交易网www.cecb2b.com

•Bit 4 – USIDC: Data Output Collision

This bit is logical one when bit 7 in the Shift Register differs from the physical pin value. The flagis only valid when Two-wire mode is used. This signal is useful when implementing Two-wirebus master arbitration.

•Bits 3:0 – USICNT3:0: Counter Value

These bits reflect the current 4-bit counter value. The 4-bit counter value can directly be read orwritten by the CPU.

The 4-bit counter increments by one for each clock generated either by the external clock edgedetector, by a Timer/Counter0 Compare Match, or by software using USICLK or USITC strobebits. The clock source depends of the setting of the USICS1..0 bits. For external clock operationa special feature is added that allows the clock to be generated by writing to the USITC strobebit. This feature is enabled by write a one to the USICLK bit while setting an external clocksource (USICS1= 1).

Note that even when no wire mode is selected (USIWM1..0 = 0) the external clock input(USCK/SCL) are can still be used by the counter.

17.5.4

USICR – USI Control Register

Bit0x0DRead/WriteInitial Value

7USISIER/W0

6USIOIER/W0

5USIWM1R/W0

4USIWM0R/W0

3USICS1R/W0

2USICS0R/W0

1USICLKW0

0USITCW0

USICR

The Control Register includes interrupt enable control, wire mode setting, Clock Select setting,and clock strobe.

•Bit 7 – USISIE: Start Condition Interrupt Enable

Setting this bit to one enables the Start Condition detector interrupt. If there is a pending inter-rupt when the USISIE and the Global Interrupt Enable Flag is set to one, this will immediately beexecuted. Refer to the USISIF bit description on page 119 for further details.

•Bit 6 – USIOIE: Counter Overflow Interrupt Enable

Setting this bit to one enables the Counter Overflow interrupt. If there is a pending interrupt whenthe USIOIE and the Global Interrupt Enable Flag is set to one, this will immediately be executed.Refer to the USIOIF bit description on page 119 for further details.

•Bit 5:4 – USIWM1:0: Wire Mode

These bits set the type of wire mode to be used. Basically only the function of the outputs areaffected by these bits. Data and clock inputs are not affected by the mode selected and willalways have the same function. The counter and Shift Register can therefore be clocked exter-nally, and data input sampled, even when outputs are disabled. The relations betweenUSIWM1:0 and the USI operation is summarized in Table 17-1.

120

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Table 17-1.

USIWM1

Relations between USIWM1..0 and the USI Operation

USIWM0

Description

Outputs, clock hold, and start detector disabled. Port pins operates as normal.Three-wire mode. Uses DO, DI, and USCK pins.

The Data Output (DO) pin overrides the corresponding bit in the PORT Register in this mode. However, the corresponding DDR bit still controls the data

direction. When the port pin is set as input the pins pull-up is controlled by the PORT bit.

The Data Input (DI) and Serial Clock (USCK) pins do not affect the normal port operation. When operating as master, clock pulses are software generated by toggling the PORT Register, while the data direction is set to output. The USITC bit in the USICR Register can be used for this purpose.

Two-wire mode. Uses SDA (DI) and SCL (USCK) pins(1).

The Serial Data (SDA) and the Serial Clock (SCL) pins are bi-directional and uses open-collector output drives. The output drivers are enabled by setting the corresponding bit for SDA and SCL in the DDR Register.

When the output driver is enabled for the SDA pin, the output driver will force the line SDA low if the output of the Shift Register or the corresponding bit in the PORT Register is zero. Otherwise the SDA line will not be driven (i.e., it is

released). When the SCL pin output driver is enabled the SCL line will be forced low if the corresponding bit in the PORT Register is zero, or by the start detector. Otherwise the SCL line will not be driven.

The SCL line is held low when a start detector detects a start condition and the output is enabled. Clearing the Start Condition Flag (USISIF) releases the line. The SDA and SCL pin inputs is not affected by enabling this mode. Pull-ups on the SDA and SCL port pin are disabled in Two-wire mode.

Two-wire mode. Uses SDA and SCL pins.

Same operation as for the Two-wire mode described above, except that the SCL line is also held low when a counter overflow occurs, and is held low until the Counter Overflow Flag (USIOIF) is cleared.

Note:

1.The DI and USCK pins are renamed to Serial Data (SDA) and Serial Clock (SCL) respectively

to avoid confusion between the modes of operation.

•Bit 3:2 – USICS1:0: Clock Source Select

These bits set the clock source for the Shift Register and counter. The data output latch ensuresthat the output is changed at the opposite edge of the sampling of the data input (DI/SDA) whenusing external clock source (USCK/SCL). When software strobe or Timer/Counter0 CompareMatch clock option is selected, the output latch is transparent and therefore the output ischanged immediately. Clearing the USICS1..0 bits enables software strobe option. When usingthis option, writing a one to the USICLK bit clocks both the Shift Register and the counter. Forexternal clock source (USICS1 = 1), the USICLK bit is no longer used as a strobe, but selectsbetween external clocking and software clocking by the USITC strobe bit.

121

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Table 17-2 shows the relationship between the USICS1..0 and USICLK setting and clock sourceused for the Shift Register and the 4-bit counter.Table 17-2.

USICS1

0001111

Relations between the USICS1..0 and USICLK Setting

USICS0

0010101

USICLK

01X0011

Shift Register Clock SourceNo Clock

Software clock strobe (USICLK)

Timer/Counter0 Compare Match

External, positive edgeExternal, negative edgeExternal, positive edgeExternal, negative edge

4-bit Counter Clock SourceNo Clock

Software clock strobe (USICLK)

Timer/Counter0 Compare Match

External, both edgesExternal, both edges

Software clock strobe (USITC)Software clock strobe (USITC)

•Bit 1 – USICLK: Clock Strobe

Writing a one to this bit location strobes the Shift Register to shift one step and the counter toincrement by one, provided that the USICS1:0 bits are set to zero and by doing so the softwareclock strobe option is selected. The output will change immediately when the clock strobe is exe-cuted, i.e., in the same instruction cycle. The value shifted into the Shift Register is sampled theprevious instruction cycle. The bit will be read as zero.

When an external clock source is selected (USICS1 = 1), the USICLK function is changed froma clock strobe to a Clock Select Register. Setting the USICLK bit in this case will select theUSITC strobe bit as clock source for the 4-bit counter (see Table 17-2).

•Bit 0 – USITC: Toggle Clock Port Pin

Writing a one to this bit location toggles the USCK/SCL value either from 0 to 1, or from 1 to 0.The toggling is independent of the setting in the Data Direction Register, but if the PORT value isto be shown on the pin the DDRE4 must be set as output (to one). This feature allows easy clockgeneration when implementing master devices. The bit will be read as zero.

When an external clock source is selected (USICS1 = 1) and the USICLK bit is set to one, writ-ing to the USITC strobe bit will directly clock the 4-bit counter. This allows an early detection ofwhen the transfer is done when operating as a master device.

122

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

18.Analog Comparator

The Analog Comparator compares the input values on the positive pin AIN0 and negative pinAIN1. When the voltage on the positive pin AIN0 is higher than the voltage on the negative pinAIN1, the Analog Comparator output, ACO, is set. The comparator can trigger a separate inter-rupt, exclusive to the Analog Comparator. The user can select Interrupt triggering on comparatoroutput rise, fall or toggle. A block diagram of the comparator and its surrounding logic is shownin Figure 18-1.

Figure 18-1.Analog Comparator Block Diagram(2)

INTERNAL 1.1VREFERENCEACBGACMEADENADC MULTIPLEXEROUTPUT(1)Notes:

1.See Table 18-1 on page 123.

2.Refer to Figure 1-1 on page 2 and Table 12-5 on page 64 for Analog Comparator pin

placement.

18.1Analog Comparator Multiplexed Input

When the Analog to Digital Converter (ADC) is configurated as single ended input channel, it ispossible to select any of the ADC3..0 pins to replace the negative input to the Analog Compara-tor. The ADC multiplexer is used to select this input, and consequently, the ADC must beswitched off to utilize this feature. If the Analog Comparator Multiplexer Enable bit (ACME inADCSRB) is set and the ADC is switched off (ADEN in ADCSRA is zero), MUX1..0 in ADMUXselect the input pin to replace the negative input to the Analog Comparator, as shown in Table18-1. If ACME is cleared or ADEN is set, AIN1 is applied to the negative input to the AnalogComparator.Table 18-1.

ACME011111

Analog Comparator Multiplexed Input

ADENx10000

MUX1..0xxxx00011011

Analog Comparator Negative InputAIN1AIN1ADC0ADC1ADC2ADC3

123

2586J–AVR–12/06

元器件交易网www.cecb2b.com

18.2

18.2.1

ADCSRB – ADC Control and Status Register B

Bit0x03Read/WriteInitial Value

7BINR/W0

6ACMER/W0

5IPRR/W0

4–R0

3–R0

2ADTS2R/W0

1ADTS1R/W0

0ADTS0R/W0

ADCSRB

•Bit 6 – ACME: Analog Comparator Multiplexer Enable

When this bit is written logic one and the ADC is switched off (ADEN in ADCSRA is zero), theADC multiplexer selects the negative input to the Analog Comparator. When this bit is writtenlogic zero, AIN1 is applied to the negative input of the Analog Comparator. For a detaileddescription of this bit, see ”Analog Comparator Multiplexed Input” on page 123.

18.2.2

ACSR – Analog Comparator Control and Status Register

Bit0x08Read/WriteInitial Value

7ACDR/W0

6ACBGR/W0

5ACORN/A

4ACIR/W0

3ACIER/W0

2–R0

1ACIS1R/W0

0ACIS0R/W0

ACSR

•Bit 7 – ACD: Analog Comparator Disable

When this bit is written logic one, the power to the Analog Comparator is switched off. This bitcan be set at any time to turn off the Analog Comparator. This will reduce power consumption inActive and Idle mode. When changing the ACD bit, the Analog Comparator Interrupt must bedisabled by clearing the ACIE bit in ACSR. Otherwise an interrupt can occur when the bit ischanged.

•Bit 6 – ACBG: Analog Comparator Bandgap Select

When this bit is set, a fixed bandgap reference voltage replaces the positive input to the AnalogComparator. When this bit is cleared, AIN0 is applied to the positive input of the Analog Compar-ator. When the bandgap reference is used as input to the Analog Comparator, it will take acertain time for the voltage to stabilize. If not stabilized, the first conversion may give a wrongvalue. See ”Internal Voltage Reference” on page 42.

•Bit 5 – ACO: Analog Comparator Output

The output of the Analog Comparator is synchronized and then directly connected to ACO. Thesynchronization introduces a delay of 1 - 2 clock cycles.

•Bit 4 – ACI: Analog Comparator Interrupt Flag

This bit is set by hardware when a comparator output event triggers the interrupt mode definedby ACIS1 and ACIS0. The Analog Comparator interrupt routine is executed if the ACIE bit is setand the I-bit in SREG is set. ACI is cleared by hardware when executing the corresponding inter-rupt handling vector. Alternatively, ACI is cleared by writing a logic one to the flag.

•Bit 3 – ACIE: Analog Comparator Interrupt Enable

When the ACIE bit is written logic one and the I-bit in the Status Register is set, the Analog Com-parator interrupt is activated. When written logic zero, the interrupt is disabled.•Bit 2 – Res: Reserved Bit

This bit is a reserved bit in the ATtiny25/45/85 and will always read as zero.

124

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

•Bits 1, 0 – ACIS1, ACIS0: Analog Comparator Interrupt Mode Select

These bits determine which comparator events that trigger the Analog Comparator interrupt. Thedifferent settings are shown in Table 18-2.Table 18-2.

ACIS10011

ACIS1/ACIS0 Settings

ACIS00101

Interrupt Mode

Comparator Interrupt on Output Toggle.Reserved

Comparator Interrupt on Falling Output Edge.Comparator Interrupt on Rising Output Edge.

When changing the ACIS1/ACIS0 bits, the Analog Comparator Interrupt must be disabled byclearing its Interrupt Enable bit in the ACSR Register. Otherwise an interrupt can occur when the

bits are changed.

18.2.3

DIDR0 – Digital Input Disable Register 0

Bit0x14Read/WriteInitialValue

7–R0

6–R0

5ADC0DR/W0

4ADC2DR/W0

3ADC3DR/W0

2ADC1DR/W0

1AIN1DR/W0

0AIN0DR/W0

DIDR0

•Bits 1, 0 – AIN1D, AIN0D: AIN1, AIN0 Digital Input Disable

When this bit is written logic one, the digital input buffer on the AIN1/0 pin is disabled. The corre-sponding PIN Register bit will always read as zero when this bit is set. When an analog signal isapplied to the AIN1/0 pin and the digital input from this pin is not needed, this bit should be writ-ten logic one to reduce power consumption in the digital input buffer.

125

2586J–AVR–12/06

元器件交易网www.cecb2b.com

19.Analog to Digital Converter

19.1

Features

•••••••••••••••••

10-bit Resolution

1 LSB Integral Non-linearity± 2 LSB Absolute Accuracy65 - 260 µs Conversion Time

Up to 15 kSPS at Maximum Resolution

Four Multiplexed Single Ended Input Channels

Two differential input channels with selectable gainTemperature sensor input channel

Optional Left Adjustment for ADC Result Readout0 - VCC ADC Input Voltage Range

Selectable 1.1V / 2.56V ADC Voltage ReferenceFree Running or Single Conversion Mode

ADC Start Conversion by Auto Triggering on Interrupt SourcesInterrupt on ADC Conversion CompleteSleep Mode Noise CanceleUnipolar / Bibilar Input ModeInput Polarity Reversal Mode

19.2Overview

The ATtiny25/45/85 features a 10-bit successive approximation Analog to Digital Converter(ADC). The ADC is connected to a 4-channel Analog Multiplexer which allows one differentialvoltage input and four single-ended voltage inputs constructed from the pins of Port B. The dif-ferential input (PB3, PB4 or PB2, PB5) is equipped with a programmable gain stage, providingamplification step of 26 dB (20x) on the differential input voltage before the A/D conversion. Thesingle-ended voltage inputs refer to 0V (GND).

The ADC contains a Sample and Hold circuit which ensures that the input voltage to the ADC isheld at a constant level during conversion. A block diagram of the ADC is shown in Figure 19-1.Internal voltage references of nominally 1.1V or 2.56V are provided On-chip. The Internal volt-age reference of 2.56V can optionally be externally decoupled at the AREF (PB0) pin by acapacitor, for better noise performance. Alternatively, VCC can be used as voltage reference forsingle ended channels. There is also an option to use an external voltage reference and turn-offthe internal voltage reference. These options are selected using the REFS2..0 bits of theADMUX control register.

126

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Figure 19-1.Analog to Digital Converter Block Schematic

ADC CONVERSIONCOMPLETE IRQINTERRUPTFLAGSADTS[2:0]8-BIT DATA BUSADIFADIE15ADC DATA REGISTER(ADCH/ADCL)ADC[9:0]0ADC CTRL. & STATUS BREGISTER (ADCSRB)BINIPRREFS2..0ADC MULTIPLEXERSELECT (ADMUX)ADLARMUX1MUX2MUX0ADENADC CTRL. & STATUS AREGISTER (ADCSRA)ADATEADPS2ADPS1ADPS0ADSCADIFTRIGGERSELECTMUX DECODERCHANNEL SELECTIONVCCAREFINTERNAL 1.1V/2.56V REFERENCEPRESCALERGAIN SELECTIONSTARTCONVERSION LOGICTEMPERATURE SENSORADC4ADC3ADC2ADC1ADC0+-NEG.INPUTMUXINPUTMUXSAMPLE & HOLDCOMPARATOR10-BIT DAC-+SINGLE ENDED / DIFFERENTIAL SELECTIONADC MULTIPLEXEROUTPUTGAINAMPLIFIER19.3Operation

The ADC converts an analog input voltage to a 10-bit digital value through successive approxi-mation. The minimum value represents GND and the maximum value represents the voltage onVCC, the voltage on the AREF pin or an internal 1.1V / 2.56V voltage reference.

The voltage reference for the ADC may be selected by writing to the REFS2:0 bits in ADMUX.The VCC supply, the AREF pin or an internal 1.1V / 2.56V voltage reference may be selected asthe ADC voltage reference. Optionally the internal 2.56V voltage reference may be decoupledby an external capacitor at the AREF pin to improve noise immunity.

The analog input channel and differential gain are selected by writing to the MUX3..0 bits inADMUX. Any of the four ADC input pins ADC3..0 can be selected as single ended inputs to theADC. ADC2 or ADC0 can be selected as positive input and ADC0, ADC1, ADC2 or ADC3 canbe selected as negative input to the differential gain amplifier.

If differential channels are selected, the differential gain stage amplifies the voltage differencebetween the selected input pair by the selected gain factor, 1x or 20x, according to the setting ofthe MUX3:0 bits in ADMUX. This amplified value then becomes the analog input to the ADC. Ifsingle ended channels are used, the gain amplifier is bypassed altogether.

127

2586J–AVR–12/06

元器件交易网www.cecb2b.com

If ADC0 or ADC2 is selected as both the positive and negative input to the differential gainamplifier (ADC0-ADC0 or ADC2-ADC2), the remaining offset in the gain stage and conversioncircuitry can be measured directly as the result of the conversion. This figure can be subtractedfrom subsequent conversions with the same gain setting to reduce offset error to below 1 LSW.The on-chip temperature sensor is selected by writing the code “1111” to the MUX3..0 bits inADMUX register when the ADC4 channel is used as an ADC input.

The ADC is enabled by setting the ADC Enable bit, ADEN in ADCSRA. Voltage reference andinput channel selections will not go into effect until ADEN is set. The ADC does not consumepower when ADEN is cleared, so it is recommended to switch off the ADC before entering powersaving sleep modes.

The ADC generates a 10-bit result which is presented in the ADC Data Registers, ADCH andADCL. By default, the result is presented right adjusted, but can optionally be presented leftadjusted by setting the ADLAR bit in ADMUX.

If the result is left adjusted and no more than 8-bit precision is required, it is sufficient to readADCH. Otherwise, ADCL must be read first, then ADCH, to ensure that the content of the dataregisters belongs to the same conversion. Once ADCL is read, ADC access to data registers isblocked. This means that if ADCL has been read, and a conversion completes before ADCH isread, neither register is updated and the result from the conversion is lost. When ADCH is read,ADC access to the ADCH and ADCL Registers is re-enabled.

The ADC has its own interrupt which can be triggered when a conversion completes. When ADCaccess to the data registers is prohibited between reading of ADCH and ADCL, the interrupt willtrigger even if the result is lost.

19.4Starting a Conversion

A single conversion is started by writing a logical one to the ADC Start Conversion bit, ADSC.This bit stays high as long as the conversion is in progress and will be cleared by hardwarewhen the conversion is completed. If a different data channel is selected while a conversion is inprogress, the ADC will finish the current conversion before performing the channel change. Alternatively, a conversion can be triggered automatically by various sources. Auto Triggering isenabled by setting the ADC Auto Trigger Enable bit, ADATE in ADCSRA. The trigger source isselected by setting the ADC Trigger Select bits, ADTS in ADCSRB (see description of the ADTSbits for a list of the trigger sources). When a positive edge occurs on the selected trigger signal,the ADC prescaler is reset and a conversion is started. This provides a method of starting con-versions at fixed intervals. If the trigger signal still is set when the conversion completes, a newconversion will not be started. If another positive edge occurs on the trigger signal during con-version, the edge will be ignored. Note that an Interrupt Flag will be set even if the specificinterrupt is disabled or the Global Interrupt Enable bit in SREG is cleared. A conversion can thusbe triggered without causing an interrupt. However, the Interrupt Flag must be cleared in order totrigger a new conversion at the next interrupt event.

128

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Figure 19-2.ADC Auto Trigger Logic

ADTS[2:0]PRESCALERSTARTADIFSOURCE 1....SOURCE nADSCADATECLKADCCONVERSIONLOGICEDGEDETECTORUsing the ADC Interrupt Flag as a trigger source makes the ADC start a new conversion as soonas the ongoing conversion has finished. The ADC then operates in Free Running mode, con-stantly sampling and updating the ADC Data Register. The first conversion must be started bywriting a logical one to the ADSC bit in ADCSRA. In this mode the ADC will perform successiveconversions independently of whether the ADC Interrupt Flag, ADIF is cleared or not.

If Auto Triggering is enabled, single conversions can be started by writing ADSC in ADCSRA toone. ADSC can also be used to determine if a conversion is in progress. The ADSC bit will beread as one during a conversion, independently of how the conversion was started.

19.5Prescaling and Conversion Timing

Figure 19-3.ADC Prescaler

ADENSTARTCKReset7-BIT ADC PRESCALERADPS0ADPS1ADPS2ADC CLOCK SOURCEBy default, the successive approximation circuitry requires an input clock frequency between 50kHz and 200 kHz to get maximum resolution. If a lower resolution than 10 bits is needed, theinput clock frequency to the ADC can be higher than 200 kHz to get a higher sample rate. It isnot recommended to use a higher input clock frequency than 1 MHz.

CK/128CK/16CK/32CK/64CK/8CK/2CK/4129

2586J–AVR–12/06

元器件交易网www.cecb2b.com

The ADC module contains a prescaler, which generates an acceptable ADC clock frequencyfrom any CPU frequency above 100 kHz. The prescaling is set by the ADPS bits in ADCSRA.The prescaler starts counting from the moment the ADC is switched on by setting the ADEN bitin ADCSRA. The prescaler keeps running for as long as the ADEN bit is set, and is continuouslyreset when ADEN is low.

When initiating a single ended conversion by setting the ADSC bit in ADCSRA, the conversionstarts at the following rising edge of the ADC clock cycle.

A normal conversion takes 13 ADC clock cycles. The first conversion after the ADC is switchedon (ADEN in ADCSRA is set) takes 25 ADC clock cycles in order to initialize the analog circuitry.The actual sample-and-hold takes place 1.5 ADC clock cycles after the start of a normal conver-sion and 13.5 ADC clock cycles after the start of an first conversion. When a conversion iscomplete, the result is written to the ADC Data Registers, and ADIF is set. In Single Conversionmode, ADSC is cleared simultaneously. The software may then set ADSC again, and a newconversion will be initiated on the first rising ADC clock edge.

When Auto Triggering is used, the prescaler is reset when the trigger event occurs. This assuresa fixed delay from the trigger event to the start of conversion. In this mode, the sample-and-holdtakes place two ADC clock cycles after the rising edge on the trigger source signal. Three addi-tional CPU clock cycles are used for synchronization logic.

In Free Running mode, a new conversion will be started immediately after the conversion com-pletes, while ADSC remains high. For a summary of conversion times, see Table 19-1 on page132.

Figure 19-4.ADC Timing Diagram, First Conversion (Single Conversion Mode)

First ConversionNextConversionCycle NumberADC ClockADENADSCADIFADCHADCL121213141516171819202122232425123Sign and MSB of ResultLSB of ResultMUX and REFSUpdateSample & HoldConversionCompleteMUX and REFSUpdate130

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Figure 19-5.ADC Timing Diagram, Single ConversionOne ConversionNext ConversionCycle NumberADC ClockADSCADIFADCHADCL12345678910111213123Sign and MSB of ResultLSB of ResultSample & HoldMUX and REFSUpdateConversionCompleteMUX and REFSUpdateFigure 19-6.ADC Timing Diagram, Auto Triggered Conversion

One ConversionNext ConversionCycle NumberADC ClockTriggerSourceADATEADIFADCHADCL1234567891011121312Sign and MSB of ResultLSB of ResultSample &HoldMUX and REFS UpdateConversionCompletePrescalerResetPrescaler ResetFigure 19-7.ADC Timing Diagram, Free Running Conversion

One Conversion111213Next Conversion1234Cycle NumberADC ClockADSCADIFADCHADCLSign and MSB of ResultLSB of ResultSample & HoldMUX and REFSUpdateConversionComplete131

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Table 19-1.

Condition

ADC Conversion Time

Sample & Hold

(Cycles from Start of Conversion)

13.51.52

Total Conversion Time

(Cycles)

251313.5

First conversionNormal conversionsAuto Triggered conversions

19.6Changing Channel or Reference Selection

The MUX3:0 and REFS2:0 bits in the ADMUX Register are single buffered through a temporaryregister to which the CPU has random access. This ensures that the channels and voltage refer-ence selection only takes place at a safe point during the conversion. The channel and voltagereference selection is continuously updated until a conversion is started. Once the conversionstarts, the channel and voltage reference selection is locked to ensure a sufficient sampling timefor the ADC. Continuous updating resumes in the last ADC clock cycle before the conversioncompletes (ADIF in ADCSRA is set). Note that the conversion starts on the following rising ADCclock edge after ADSC is written. The user is thus advised not to write new channel or voltagereference selection values to ADMUX until one ADC clock cycle after ADSC is written.

If Auto Triggering is used, the exact time of the triggering event can be indeterministic. Specialcare must be taken when updating the ADMUX Register, in order to control which conversionwill be affected by the new settings.

If both ADATE and ADEN is written to one, an interrupt event can occur at any time. If theADMUX Register is changed in this period, the user cannot tell if the next conversion is basedon the old or the new settings. ADMUX can be safely updated in the following ways:

a.When ADATE or ADEN is cleared.b.c.

During conversion, minimum one ADC clock cycle after the trigger event.After a conversion, before the Interrupt Flag used as trigger source is cleared.

When updating ADMUX in one of these conditions, the new settings will affect the next ADCconversion.

19.6.1

ADC Input Channels

When changing channel selections, the user should observe the following guidelines to ensurethat the correct channel is selected:

In Single Conversion mode, always select the channel before starting the conversion. The chan-nel selection may be changed one ADC clock cycle after writing one to ADSC. However, thesimplest method is to wait for the conversion to complete before changing the channel selection.In Free Running mode, always select the channel before starting the first conversion. The chan-nel selection may be changed one ADC clock cycle after writing one to ADSC. However, thesimplest method is to wait for the first conversion to complete, and then change the channelselection. Since the next conversion has already started automatically, the next result will reflectthe previous channel selection. Subsequent conversions will reflect the new channel selection.

132

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

19.6.2

ADC Voltage Reference

The voltage reference for the ADC (VREF) indicates the conversion range for the ADC. Singleended channels that exceed VREF will result in codes close to 0x3FF. VREF can be selected aseither VCC, or internal 1.1V / 2.56V voltage reference, or external AREF pin. The first ADC con-version result after switching voltage reference source may be inaccurate, and the user isadvised to discard this result.

19.7ADC Noise Canceler

The ADC features a noise canceler that enables conversion during sleep mode to reduce noiseinduced from the CPU core and other I/O peripherals. The noise canceler can be used with ADCNoise Reduction and Idle mode. To make use of this feature, the following procedure should beused:

a.Make sure that the ADC is enabled and is not busy converting. Single Conversion

mode must be selected and the ADC conversion complete interrupt must be enabled.b.c.

Enter ADC Noise Reduction mode (or Idle mode). The ADC will start a conversion once the CPU has been halted.

If no other interrupts occur before the ADC conversion completes, the ADC interrupt will wake up the CPU and execute the ADC Conversion Complete interrupt routine. If another interrupt wakes up the CPU before the ADC conversion is complete, that interrupt will be executed, and an ADC Conversion Complete interrupt request will be generated when the ADC conversion completes. The CPU will remain in active mode until a new sleep command is executed.

Note that the ADC will not be automatically turned off when entering other sleep modes than Idlemode and ADC Noise Reduction mode. The user is advised to write zero to ADEN before enter-ing such sleep modes to avoid excessive power consumption.

19.7.1

Analog Input Circuitry

The analog input circuitry for single ended channels is illustrated in Figure 19-8. An analogsource applied to ADCn is subjected to the pin capacitance and input leakage of that pin, regard-less of whether that channel is selected as input for the ADC. When the channel is selected, thesource must drive the S/H capacitor through the series resistance (combined resistance in theinput path).

The ADC is optimized for analog signals with an output impedance of approximately 10kΩ orless. If such a source is used, the sampling time will be negligible. If a source with higher imped-ance is used, the sampling time will depend on how long time the source needs to charge theS/H capacitor, with can vary widely. The user is recommended to only use low impedant sourceswith slowly varying signals, since this minimizes the required charge transfer to the S/Hcapacitor.

Signal components higher than the Nyquist frequency (fADC/2) should not be present to avoiddistortion from unpredictable signal convolution. The user is advised to remove high frequencycomponents with a low-pass filter before applying the signals as inputs to the ADC.

133

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Figure 19-8.Analog Input Circuitry

IIHADCn1..100 kΩCS/H= 14 pFIILVCC/219.7.2

Analog Noise Canceling Techniques

Digital circuitry inside and outside the device generates EMI which might affect the accuracy ofanalog measurements. If conversion accuracy is critical, the noise level can be reduced byapplying the following techniques:

a.Keep analog signal paths as short as possible. Make sure analog tracks run over the

analog ground plane, and keep them well away from high-speed switching digital tracks.b.c.

Use the ADC noise canceler function to reduce induced noise from the CPU.If any port pins are used as digital outputs, it is essential that these do not switch while a conversion is in progress.

19.7.3

ADC Accuracy Definitions

An n-bit single-ended ADC converts a voltage linearly between GND and VREF in 2n steps(LSBs). The lowest code is read as 0, and the highest code is read as 2n-1.

Several parameters describe the deviation from the ideal behavior:

•Offset: The deviation of the first transition (0x000 to 0x001) compared to the ideal transition (at 0.5 LSB). Ideal value: 0 LSB.Figure 19-9.Offset Error

Output CodeIdeal ADCActual ADCOffsetErrorVREFInput Voltage134

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

•Gain Error: After adjusting for offset, the Gain Error is found as the deviation of the last transition (0x3FE to 0x3FF) compared to the ideal transition (at 1.5 LSB below maximum). Ideal value: 0 LSBFigure 19-10.Gain Error

Output CodeGainErrorIdeal ADCActual ADCVREFInput Voltage•Integral Non-linearity (INL): After adjusting for offset and gain error, the INL is the maximum deviation of an actual transition compared to an ideal transition for any code. Ideal value: 0 LSB.

Figure 19-11.Integral Non-linearity (INL)

Output Code•Differential Non-linearity (DNL): The maximum deviation of the actual code width (the interval between two adjacent transitions) from the ideal code width (1 LSB). Ideal value: 0 LSB.

INLIdeal ADCActual ADCVREFInput Voltage135

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Figure 19-12.Differential Non-linearity (DNL)

Output Code0x3FF1 LSBDNL0x0000VREFInput Voltage•Quantization Error: Due to the quantization of the input voltage into a finite number of codes, a range of input voltages (1 LSB wide) will code to the same value. Always ± 0.5 LSB.

•Absolute Accuracy: The maximum deviation of an actual (unadjusted) transition compared to an ideal transition for any code. This is the compound effect of offset, gain error, differential error, non-linearity, and quantization error. Ideal value: ± 0.5 LSB.

136

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

19.8

ADC Conversion Result

After the conversion is complete (ADIF is high), the conversion result can be found in the ADCResult Registers (ADCL, ADCH). The form of the conversion result depends on the type of theconversio as there are three types of conversions: single ended conversion, unipolar differentialconversion and bipolar differential conversion.

19.8.1

Single Ended Conversion

For single ended conversion, the result is

V⋅1024

ADC=----IN----------------------VREF

where VIN is the voltage on the selected input pin and VREF the selected voltage reference (see

Table 19-3 on page 139 and Table 19-4 on page 139). 0x000 represents analog ground, and0x3FF represents the selected voltage reference minus one LSB. The result is presented in one-sided form, from 0x3FF to 0x000.

19.8.2

Unipolar Differential Conversion

If differential channels and an unipolar input mode are used, the result is

(VPOS–VNEG)⋅1024-ADC=------------------------------------------------------⋅GAIN

VREF

where VPOS is the voltage on the positive input pin, VNEG the voltage on the negative input pin,and VREF the selected voltage reference (see Table 19-3 on page 139 and Table 19-4 on page139). The voltage on the positive pin must always be larger than the voltage on the negative pinor otherwise the voltage difference is saturated to zero. The result is presented in one-sidedform, from 0x000 (0d) to 0x3FF (+1023d). The GAIN is either 1x or 20x.

19.8.3

Bipolar Differential Conversion

As default the ADC converter operates in the unipolar input mode, but the bipolar input modecan be selected by writting the BIN bit in the ADCSRB to one. In the bipolar input mode two-sided voltage differences are allowed and thus the voltage on the negative input pin can also belarger than the voltage on the positive input pin. If differential channels and a bipolar input modeare used, the result is

(VPOS–VNEG)⋅512

ADC=----------------------------------------------------⋅GAIN

VREF

where VPOS is the voltage on the positive input pin, VNEG the voltage on the negative input pin,and VREF the selected voltage reference. The result is presented in two’s complement form, from0x200 (-512d) through 0x000 (+0d) to 0x1FF (+511d). The GAIN is either 1x or 20x.

However, if the signal is not bipolar by nature (9 bits + sign as the 10th bit), this scheme losesone bit of the converter dynamic range. Then, if the user wants to perform the conversion withthe maximum dynamic range, the user can perform a quick polarity check of the result and use

137

2586J–AVR–12/06

元器件交易网www.cecb2b.com

the unipolar differential conversion with selectable differential input pairs (see the Input Polarity

Reversal mode ie. the IPR bit in the ADCSRB register on page 135). When the polarity check isperformed, it is sufficient to read the MSB of the result (ADC9 in ADCH). If the bit is one, theresult is negative, and if this bit is zero, the result is positive.

19.9Temperature Measurement

The temperature measurement is based on an on-chip temperature sensor that is coupled to asingle ended ADC4 channel. Selecting the ADC4 channel by writing the MUX3..0 bits in ADMUXregister to “1111” enables the temperature sensor. The recommended ADC voltage referencesource is the internal 1.1V voltage reference for temperature sensor measurement. When thetemperature sensor is enabled, the ADC converter can be used in single conversion mode tomeasure the voltage over the temperature sensor.

The measured voltage has a linear relationship to temperature as described in Table 19-2. Theconversion result has approximately a 1 LSB/°C correlation to temperature and the typical accu-racy of the temperature measurement is +/- 10°C after offset calibration. Better accuracies canbe achieved by using two temperature points for calibration.Table 19-2.

TemperatureADC

Temperature vs. Sensor Output Voltage (Typical Case)

-40 °C220 LSB

+25 °C290 LSB

+85 °C360 LSB

The values described in Table 19-2 are typical values. However, due to the process variation thetemperature sensor output voltage varies from one chip to another. To be capable of achievingmore accurate results the temperature measurement can be calibrated in the application soft-ware. Software calibration can be done using the formula:

T = { [ (ADCH << 8) | ADCL ] - TOS } / k

where ADCn are the ADC data registers, k is a fixed coefficient and TOS is the temperature sen-sor offset value determined and stored into EEPROM as a part of the production test.

19.10Register Description

19.10.1

ADMUX – ADC Multiplexer Selection Register

Bit0x07Read/WriteInitialValue

7REFS1R/W0

6REFS0R/W0

5ADLARR/W0

4REFS2R/W0

3MUX3R/W0

2MUX2R/W0

1MUX1R/W0

0MUX0R/W0

ADMUX

•Bit 7:6,4 – REFS2:REFS0: Voltage Reference Selection Bits

These bits select the voltage reference (VREF) for the ADC, as shown in Table 19-3. If these bitsare changed during a conversion, the change will not go in effect until this conversion iscomplete (ADIF in ADCSR is set). Whenever these bits are changed, the next conversion willtake 25 ADC clock cycles. When differential channels and gain are used, using VCC or an

138

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

external AREF higher than (VCC - 1V) as a voltage reference is not recommended as this willaffect the ADC accuracy.Table 19-3.

REFS2XX0011Note:

Voltage Reference Selections for ADC

REFS1001111

REFS0010101

Voltage Reference (VREF) Selection

VCC used as Voltage Reference, disconnected from PB0 (AREF).External Voltage Reference at PB0 (AREF) pin, Internal Voltage Reference turned off.

Internal 1.1V Voltage Reference.Reserved

Internal 2.56V Voltage Reference without external bypass capacitor, disconnected from PB0 (AREF)(1).

Internal 2.56V Voltage Reference with external bypass capacitor at PB0 (AREF) pin(1).

1.The device requries a supply voltage of 3V in order to generate 2.56V reference voltage.

• Bit 5 – ADLAR: ADC Left Adjust Result

The ADLAR bit affects the presentation of the ADC conversion result in the ADC Data Register.Write one to ADLAR to left adjust the result. Otherwise, the result is right adjusted. Changing theADLAR bit will affect the ADC Data Register immediately, regardless of any ongoing conver-sions. For a comple te description of this bit, see ”ADCL and ADCH – The ADC Data Register”on page 141.

•Bits 3:0 – MUX3:0: Analog Channel and Gain Selection Bits

The value of these bits selects which combination of analog inputs are connected to the ADC. Incase of differential input (ADC0 - ADC1 or ADC2 - ADC3), gain selection is also made with thesebits. Selecting ADC2 or ADC0 as both inputs to the differential gain stage enables offset mea-surements. Selecting the single-ended channel ADC4 enables the temperature sensor. Refer toTable 19-4 for details. If these bits are changed during a conversion, the change will not go intoeffect until this conversion is complete (ADIF in ADCSRA is set).Table 19-4.

MUX3..00000000100100011

Input Channel Selections

Single Ended

InputADC0 (PB5)ADC1 (PB2)ADC2 (PB4)ADC3 (PB3)

N/A

Positive Differential Input

Negative Differential Input

Gain

139

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Table 19-4.

MUX3..001000101 (1)01100111

Input Channel Selections

Single Ended

Input

Positive Differential InputADC2 (PB4)ADC2 (PB4)ADC2 (PB4)

N/A

ADC2 (PB4)ADC0 (PB5)ADC0 (PB5)ADC0 (PB5)ADC0 (PB5)

VBGGNDN/AADC4 (2)

N/A

Negative Differential InputADC2 (PB4)ADC2 (PB4)ADC3 (PB3)ADC3 (PB3)ADC0 (PB5)ADC0 (PB5)ADC1 (PB2)ADC1 (PB2)

Gain1x20x1x20x1x20x1x20x

10001001101010111100110111101111

1.2.

For offset calibration only . See Section “19.3” on page 127.For Temperature Sensor

19.10.2ADCSRA – ADC Control and Status Register A

Bit0x06Read/WriteInitialValue

07ADENR/W

06ADSCR/W

5ADATER/W0

04ADIFR/W

03ADIER/W

2ADPS2R/W0

1ADPS1R/W0

0ADPS0R/W0

ADCSRA

•Bit 7 – ADEN: ADC Enable

Writing this bit to one enables the ADC. By writing it to zero, the ADC is turned off. Turning theADC off while a conversion is in progress, will terminate this conversion.

•Bit 6 – ADSC: ADC Start Conversion

In Single Conversion mode, write this bit to one to start each conversion. In Free Running mode,write this bit to one to start the first conversion. The first conversion after ADSC has been writtenafter the ADC has been enabled, or if ADSC is written at the same time as the ADC is enabled,will take 25 ADC clock cycles instead of the normal 13. This first conversion performs initializa-tion of the ADC.

ADSC will read as one as long as a conversion is in progress. When the conversion is complete,it returns to zero. Writing zero to this bit has no effect.

•Bit 5 – ADATE: ADC Auto Trigger Enable

When this bit is written to one, Auto Triggering of the ADC is enabled. The ADC will start a con-version on a positive edge of the selected trigger signal. The trigger source is selected by settingthe ADC Trigger Select bits, ADTS in ADCSRB.

•Bit 4 – ADIF: ADC Interrupt Flag

This bit is set when an ADC conversion completes and the data registers are updated. The ADCConversion Complete Interrupt is executed if the ADIE bit and the I-bit in SREG are set. ADIF is

140

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

cleared by hardware when executing the corresponding interrupt handling vector. Alternatively,ADIF is cleared by writing a logical one to the flag. Beware that if doing a Read-Modify-Write onADCSRA, a pending interrupt can be disabled. This also applies if the SBI and CBI instructionsare used.

•Bit 3 – ADIE: ADC Interrupt Enable

When this bit is written to one and the I-bit in SREG is set, the ADC Conversion Complete Inter-rupt is activated.

•Bits 2:0 – ADPS2:0: ADC Prescaler Select Bits

These bits determine the division factor between the system clock frequency and the input clockto the ADC.Table 19-5.

ADPS200001111

ADC Prescaler Selections

ADPS100110011

ADPS001010101

Division Factor

2248163264128

19.10.319.10.3.1

ADCL and ADCH – The ADC Data RegisterADLAR = 0

Bit0x050x04Read/WriteInitialValue

15–ADC77RR00

14–ADC66RR00

13–ADC55RR00

12–ADC44RR00

11–ADC33RR00

10–ADC22RR00

9ADC9ADC11RR00

8ADC8ADC00RR00

ADCHADCL

19.10.3.2ADLAR = 1

Bit0x050x04Read/WriteInitialValue

15ADC9ADC17RR00

14ADC8ADC06RR00

13ADC7–5RR00

12ADC6–4RR00

11ADC5–3RR00

10ADC4–2RR00

9ADC3–1RR00

8ADC2–0RR00

ADCHADCL

When an ADC conversion is complete, the result is found in these two registers.

141

2586J–AVR–12/06

元器件交易网www.cecb2b.com

When ADCL is read, the ADC Data Register is not updated until ADCH is read. Consequently, ifthe result is left adjusted and no more than 8-bit precision is required, it is sufficient to readADCH. Otherwise, ADCL must be read first, then ADCH.

The ADLAR bit in ADMUX, and the MUXn bits in ADMUX affect the way the result is read fromthe registers. If ADLAR is set, the result is left adjusted. If ADLAR is cleared (default), the resultis right adjusted.

•Bits 9:0 - ADC9:0: ADC Conversion Result

These bits represent the result from the conversion, as detailed in ”ADC Conversion Result” onpage 137.

19.10.4

ADCSRB – ADC Control and Status Register B

Bit0x03Read/WriteInitial Value

7BINR/W0

6ACMER/W0

5IPRR/W0

4–R0

3–R0

2ADTS2R/W0

1ADTS1R/W0

0ADTS0R/W0

ADCSRB

•Bit 7 – BIN: Bipolar Input Mode

The gain stage is working in the unipolar mode as default, but the bipolar mode can be selectedby writing the BIN bit in the ADCSRB register. In the unipolar mode only one-sided conversionsare supported and the voltage on the positive input must always be larger than the voltage onthe negative input. Otherwise the result is saturated to the voltage reference. In the bipolar modetwo-sided conversions are supported and the result is represented in the two’s complementform. In the unipolar mode the resolution is 10 bits and the bipolar mode the resolution is 9 bits +1 sign bit.

•Bit 5 – IPR: Input Polarity Reversal

The Input Polarity mode allows software selectable differential input pairs and full 10 bit ADCresolution, in the unipolar input mode, assuming a pre-determined input polarity. If the inputpolarity is not known it is actually possible to determine the polarity first by using the bipolar inputmode (with 9 bit resolution + 1 sign bit ADC measurement). And once determined, set or clearthe polarity reversal bit, as needed, for a succeeding 10 bit unipolar measurement.•Bits 4:3 – Res: Reserved Bits

These bits are reserved bits in the ATtiny25/45/85 and will always read as zero.

•Bits 2:0 – ADTS2:0: ADC Auto Trigger Source

If ADATE in ADCSRA is written to one, the value of these bits selects which source will triggeran ADC conversion. If ADATE is cleared, the ADTS2:0 settings will have no effect. A conversionwill be triggered by the rising edge of the selected Interrupt Flag. Note that switching from a trig-ger source that is cleared to a trigger source that is set, will generate a positive edge on thetrigger signal. If ADEN in ADCSRA is set, this will start a conversion. Switching to Free Runningmode (ADTS[2:0]=0) will not cause a trigger event, even if the ADC Interrupt Flag is set.

142

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Table 19-6.

ADTS20000111

ADC Auto Trigger Source Selections

ADTS10011001

ADTS00101010

Trigger SourceFree Running modeAnalog ComparatorExternal Interrupt Request 0Timer/Counter Compare Match ATimer/Counter Overflow

Timer/Counter Compare Match BPin Change Interrupt Request

19.10.5DIDR0 – Digital Input Disable Register 0

Bit0x14Read/WriteInitialValue

7–R0

6–R0

5ADC0DR/W0

4ADC2DR/W0

3ADC3DR/W0

2ADC1DR/W0

1AIN1DR/W0

0AIN0DR/W0

DIDR0

•Bits 5:2 – ADC3D:ADC0D: ADC3:0 Digital Input Disable

When this bit is written logic one, the digital input buffer on the corresponding ADC pin is dis-abled. The corresponding PIN register bit will always read as zero when this bit is set. When ananalog signal is applied to the ADC3:0 pin and the digital input from this pin is not needed, thisbit should be written logic one to reduce power consumption in the digital input buffer.

143

2586J–AVR–12/06

元器件交易网www.cecb2b.com

20.debugWIRE On-chip Debug System

20.1

Features

••••••••••

Complete Program Flow Control

Emulates All On-chip Functions, Both Digital and Analog , except RESET PinReal-time Operation

Symbolic Debugging Support (Both at C and Assembler Source Level, or for Other HLLs)Unlimited Number of Program Break Points (Using Software Break Points)Non-intrusive Operation

Electrical Characteristics Identical to Real DeviceAutomatic Configuration SystemHigh-Speed Operation

Programming of Non-volatile Memories

20.2Overview

The debugWIRE On-chip debug system uses a One-wire, bi-directional interface to control theprogram flow, execute AVR instructions in the CPU and to program the different non-volatilememories.

20.3Physical Interface

When the debugWIRE Enable (DWEN) Fuse is programmed and Lock bits are unprogrammed,the debugWIRE system within the target device is activated. The RESET port pin is configuredas a wire-AND (open-drain) bi-directional I/O pin with pull-up enabled and becomes the commu-nication gateway between target and emulator. Figure 20-1.The debugWIRE Setup

1.8 - 5.5VVCCdWdW(RESET)GNDFigure 20-1 shows the schematic of a target MCU, with debugWIRE enabled, and the emulatorconnector. The system clock is not affected by debugWIRE and will always be the clock sourceselected by the CKSEL Fuses.

144

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

When designing a system where debugWIRE will be used, the following observations must bemade for correct operation:

•Pull-Up resistor on the dW/(RESET) line must be in the range of 10k to 20 kΩ. However, the pull-up resistor is optional.

•Connecting the RESET pin directly to VCC will not work.

•Capacitors inserted on the RESET pin must be disconnected when using debugWire.•All external reset sources must be disconnected.

20.4Software Break Points

debugWIRE supports Program memory Break Points by the AVR Break instruction. Setting aBreak Point in AVR Studio® will insert a BREAK instruction in the Program memory. The instruc-tion replaced by the BREAK instruction will be stored. When program execution is continued, thestored instruction will be executed before continuing from the Program memory. A break can beinserted manually by putting the BREAK instruction in the program.

The Flash must be re-programmed each time a Break Point is changed. This is automaticallyhandled by AVR Studio through the debugWIRE interface. The use of Break Points will thereforereduce the Falsh Data retention. Devices used for debugging purposes should not be shipped toend customers.

20.5Limitations of debugWIRE

The debugWIRE communication pin (dW) is physically located on the same pin as ExternalReset (RESET). An External Reset source is therefore not supported when the debugWIRE isenabled.

The debugWIRE system accurately emulates all I/O functions when running at full speed, i.e.,when the program in the CPU is running. When the CPU is stopped, care must be taken whileaccessing some of the I/O Registers via the debugger (AVR Studio).

A programmed DWEN Fuse enables some parts of the clock system to be running in all sleepmodes. This will increase the power consumption while in sleep. Thus, the DWEN Fuse shouldbe disabled when debugWire is not used.

In Asynchronous Mode and in ATtiny15 Compatibility Mode, Timer/Counter1 is running freelyand cannot be single-stepped by the debugger.

20.6

20.6.1

The following section describes the registers used with the debugWire.

DWDR – debugWire Data Register

Bit0x22Read/WriteInitialValue

7DWDR7R/W0

6DWDR6R/W0

5DWDR5R/W0

4DWDR4R/W0

3DWDR3R/W0

2DWDR2R/W0

1DWDR1R/W0

0DWDR0R/W0

DWDR

The DWDR Register provides a communication channel from the running program in the MCUto the debugger. This register is only accessible by the debugWIRE and can therefore not beused as a general purpose register in the normal operations.

145

2586J–AVR–12/06

元器件交易网www.cecb2b.com

21.Self-Programming the Flash

The device provides a Self-Programming mechanism for downloading and uploading programcode by the MCU itself. The Self-Programming can use any available data interface and associ-ated protocol to read code and write (program) that code into the Program memory.

The Program memory is updated in a page by page fashion. Before programming a page withthe data stored in the temporary page buffer, the page must be erased. The temporary pagebuffer is filled one word at a time using SPM and the buffer can be filled either before the PageErase command or between a Page Erase and a Page Write operation:Alternative 1, fill the buffer before a Page Erase•Fill temporary page buffer•Perform a Page Erase•Perform a Page Write

Alternative 2, fill the buffer after Page Erase•Perform a Page Erase•Fill temporary page buffer•Perform a Page Write

If only a part of the page needs to be changed, the rest of the page must be stored (for examplein the temporary page buffer) before the erase, and then be re-written. When using alternative 1,the Boot Loader provides an effective Read-Modify-Write feature which allows the user softwareto first read the page, do the necessary changes, and then write back the modified data. If alter-native 2 is used, it is not possible to read the old data while loading since the page is alreadyerased. The temporary page buffer can be accessed in a random sequence. It is essential thatthe page address used in both the Page Erase and Page Write operation is addressing the samepage.

21.1Performing Page Erase by SPM

To execute Page Erase, set up the address in the Z-pointer, write “00000011” to SPMCSR andexecute SPM within four clock cycles after writing SPMCSR. The data in R1 and R0 is ignored.The page address must be written to PCPAGE in the Z-register. Other bits in the Z-pointer willbe ignored during this operation.

•The CPU is halted during the Page Erase operation.

21.2Filling the Temporary Buffer (Page Loading)

To write an instruction word, set up the address in the Z-pointer and data in R1:R0, write“00000001” to SPMCSR and execute SPM within four clock cycles after writing SPMCSR. Thecontent of PCWORD in the Z-register is used to address the data in the temporary buffer. Thetemporary buffer will auto-erase after a Page Write operation or by writing the CTPB bit inSPMCSR. It is also erased after a system reset. Note that it is not possible to write more thanone time to each address without erasing the temporary buffer.

If the EEPROM is written in the middle of an SPM Page Load operation, all data loaded will belost.

146

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

21.3

Performing a Page Write

To execute Page Write, set up the address in the Z-pointer, write “00000101” to SPMCSR andexecute SPM within four clock cycles after writing SPMCSR. The data in R1 and R0 is ignored.The page address must be written to PCPAGE. Other bits in the Z-pointer must be written tozero during this operation.

•The CPU is halted during the Page Write operation.

21.4Addressing the Flash During Self-Programming

The Z-pointer is used to address the SPM commands.

BitZH (R31)ZL(R30)

15Z15Z77

14Z14Z66

13Z13Z55

12Z12Z44

11Z11Z33

10Z10Z22

9Z9Z11

8Z8Z00

Since the Flash is organized in pages (see Table 22-7 on page 154), the Program Counter canbe treated as having two different sections. One section, consisting of the least significant bits, isaddressing the words within a page, while the most significant bits are addressing the pages.This is shown in Figure 21-1. Note that the Page Erase and Page Write operations are addressed independently. Therefore it is of major importance that the software addresses the

same page in both the Page Erase and Page Write operation.

The LPM instruction uses the Z-pointer to store the address. Since this instruction addresses theFlash byte-by-byte, also the LSB (bit Z0) of the Z-pointer is used.Figure 21-1.Addressing the Flash During SPM(1)

BITZ - REGISTERPCMSBPCPAGE15ZPCMSBZPAGEMSB100PROGRAMCOUNTERPAGEMSBPCWORDPAGE ADDRESSWITHIN THE FLASHPROGRAM MEMORYPAGEWORD ADDRESSWITHIN A PAGEPAGEINSTRUCTION WORDPCWORD[PAGEMSB:0]:000102PAGEENDNote:1.The different variables used in Figure 21-1 are listed in Table 22-7 on page 154.

147

2586J–AVR–12/06

元器件交易网www.cecb2b.com

21.4.1

EEPROM Write Prevents Writing to SPMCSR

Note that an EEPROM write operation will block all software programming to Flash. Reading theFuses and Lock bits from software will also be prevented during the EEPROM write operation. Itis recommended that the user checks the status bit (EEPE) in the EECR Register and verifiesthat the bit is cleared before writing to the SPMCSR Register.Reading the Fuse and Lock Bits from Software

It is possible to read both the Fuse and Lock bits from software. To read the Lock bits, load theZ-pointer with 0x0001 and set the RFLB and SPMEN bits in SPMCSR. When an LPM instructionis executed within three CPU cycles after the RFLB and SPMEN bits are set in SPMCSR, thevalue of the Lock bits will be loaded in the destination register. The RFLB and SPMEN bits willauto-clear upon completion of reading the Lock bits or if no LPM instruction is executed withinthree CPU cycles or no SPM instruction is executed within four CPU cycles. When RFLB andSPMEN are cleared, LPM will work as described in the Instruction set Manual.

BitRd

7–

6–

5–

4–

3–

2–

1LB2

0LB1

21.4.2

The algorithm for reading the Fuse Low byte is similar to the one described above for readingthe Lock bits. To read the Fuse Low byte, load the Z-pointer with 0x0000 and set the RFLB andSPMEN bits in SPMCSR. When an LPM instruction is executed within three cycles after theRFLB and SPMEN bits are set in the SPMCSR, the value of the Fuse Low byte (FLB) will beloaded in the destination register as shown below. Refer to Table 22-5 on page 153 for adetailed description and mapping of the Fuse Low byte.

BitRd

7FLB7

6FLB6

5FLB5

4FLB4

3FLB3

2FLB2

1FLB1

0FLB0

Similarly, when reading the Fuse High byte, load 0x0003 in the Z-pointer. When an LPM instruc-tion is executed within three cycles after the RFLB and SPMEN bits are set in the SPMCSR, thevalue of the Fuse High byte (FHB) will be loaded in the destination register as shown below.Refer to Table 22-4 on page 152 for detailed description and mapping of the Fuse High byte.

BitRd

7FHB7

6FHB6

5FHB5

4FHB4

3FHB3

2FHB2

1FHB1

0FHB0

Fuse and Lock bits that are programmed, will be read as zero. Fuse and Lock bits that areunprogrammed, will be read as one.

21.4.3

Preventing Flash Corruption

During periods of low VCC, the Flash program can be corrupted because the supply voltage istoo low for the CPU and the Flash to operate properly. These issues are the same as for boardlevel systems using the Flash, and the same design solutions should be applied.

A Flash program corruption can be caused by two situations when the voltage is too low. First, aregular write sequence to the Flash requires a minimum voltage to operate correctly. Secondly,the CPU itself can execute instructions incorrectly, if the supply voltage for executing instructionsis too low.

Flash corruption can easily be avoided by following these design recommendations (one issufficient):

1.Keep the AVR RESET active (low) during periods of insufficient power supply voltage.

This can be done by enabling the internal Brown-out Detector (BOD) if the operating volt-age matches the detection level. If not, an external low VCC reset protection circuit can be

148

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

used. If a reset occurs while a write operation is in progress, the write operation will be completed provided that the power supply voltage is sufficient.

2.Keep the AVR core in Power-down sleep mode during periods of low VCC. This will pre-vent the CPU from attempting to decode and execute instructions, effectively protecting the SPMCSR Register and thus the Flash from unintentional writes.

21.4.4

Programming Time for Flash when Using SPM

The calibrated RC Oscillator is used to time Flash accesses. Table 21-1 shows the typical pro-gramming time for Flash accesses from the CPU.

Table 21-1.

SPM Programming Time(1)

Symbol

Flash write (Page Erase, Page Write, and write Lock bits by SPM)Note:

Min Programming Time

3.7 ms

Max Programming Time

4.5 ms

1.Minimum and maximum programming time is per individual operation.

21.5

21.5.1

SPMCSR – Store Program Memory Control and Status Register

The Store Program Memory Control and Status Register contains the control bits needed to con-trol the Program memory operations.

Bit0x37Read/WriteInitial Value

7–R0

6–R0

5–R0

4CTPBR/W0

3RFLBR/W0

2PGWRTR/W0

1PGERSR/W0

0SPMENR/W0

SPMCSR

•Bits 7:5 – Res: Reserved Bits

These bits are reserved bits in the ATtiny25/45/85 and always read as zero.

•Bit 4 – CTPB: Clear Temporary Page Buffer

If the CTPB bit is written while filling the temporary page buffer, the temporary page buffer will becleared and the data will be lost.

•Bit 3 – RFLB: Read Fuse and Lock Bits

An LPM instruction within three cycles after RFLB and SPMEN are set in the SPMCSR Register,will read either the Lock bits or the Fuse bits (depending on Z0 in the Z-pointer) into the destina-tion register. See ”EEPROM Write Prevents Writing to SPMCSR” on page 148 for details.•Bit 2 – PGWRT: Page Write

If this bit is written to one at the same time as SPMEN, the next SPM instruction within four clockcycles executes Page Write, with the data stored in the temporary buffer. The page address istaken from the high part of the Z-pointer. The data in R1 and R0 are ignored. The PGWRT bitwill auto-clear upon completion of a Page Write, or if no SPM instruction is executed within fourclock cycles. The CPU is halted during the entire Page Write operation.

•Bit 1 – PGERS: Page Erase

If this bit is written to one at the same time as SPMEN, the next SPM instruction within four clockcycles executes Page Erase. The page address is taken from the high part of the Z-pointer. The

149

2586J–AVR–12/06

元器件交易网www.cecb2b.com

data in R1 and R0 are ignored. The PGERS bit will auto-clear upon completion of a Page Erase,or if no SPM instruction is executed within four clock cycles. The CPU is halted during the entirePage Write operation.

•Bit 0 – SPMEN: Store Program Memory Enable

This bit enables the SPM instruction for the next four clock cycles. If written to one together witheither CTPB, RFLB, PGWRT, or PGERS, the following SPM instruction will have a specialmeaning, see description above. If only SPMEN is written, the following SPM instruction willstore the value in R1:R0 in the temporary page buffer addressed by the Z-pointer. The LSB ofthe Z-pointer is ignored. The SPMEN bit will auto-clear upon completion of an SPM instruction,or if no SPM instruction is executed within four clock cycles. During Page Erase and Page Write,the SPMEN bit remains high until the operation is completed.

Writing any other combination than “10001”, “01001”, “00101”, “00011” or “00001” in the lowerfive bits will have no effect.

150

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

22.Memory Programming

This section describes the different methods for Programming the ATtiny25/45/85 memories.

22.1Program And Data Memory Lock Bits

The ATtiny25/45/85 provides two Lock bits which can be left unprogrammed (“1”) or can be pro-grammed (“0”) to obtain the additional security listed in Table 22-2. The Lock bits can only beerased to “1” with the Chip Erase command.

Program memory can be read out via the debugWIRE interface when the DWEN fuse is pro-grammed, even if the Lock Bits are set. Thus, when Lock Bit security is required, should alwaysdebugWIRE be disabled by clearing the DWEN fuse. Table 22-1.

Lock Bit Byte(1)

Bit No765432

LB2LB1Note:

Description––––––Lock bitLock bit

Default Value1 (unprogrammed)1 (unprogrammed)1 (unprogrammed)1 (unprogrammed)1 (unprogrammed)1 (unprogrammed)1 (unprogrammed)1 (unprogrammed)

Lock Bit Byte

1.“1” means unprogrammed, “0” means programmed

Table 22-2.

LB Mode

Lock Bit Protection Modes(1)(2)

Protection Type

LB11

No memory lock features enabled.

Further programming of the Flash and EEPROM is disabled in High-voltage and Serial Programming mode. The Fuse bits are locked in both Serial and High-voltage Programming mode.(1) debugWire is disabled.

Further programming and verification of the Flash and EEPROM is disabled in High-voltage and Serial Programming mode. The Fuse bits are locked in both Serial and High-voltage Programming mode.(1) debugWire is disabled.

LB21

Memory Lock Bits

210

300

Notes:

1.Program the Fuse bits before programming the LB1 and LB2.2.“1” means unprogrammed, “0” means programmed

151

2586J–AVR–12/06

元器件交易网www.cecb2b.com

22.2Fuse Bytes

The ATtiny25/45/85 has three Fuse bytes. Table 22-4, Table 22-5 and Table61 describe brieflythe functionality of all the fuses and how they are mapped into the Fuse bytes. Note that thefuses are read as logical zero, “0”, if they are programmed.Table 22-3.

Fuse Extended Byte

Bit No7654321

SELFPRGEN

Description-------Self-Programming Enable

Default Value1 (unprogrammed)1 (unprogrammed)1 (unprogrammed)1 (unprogrammed)1 (unprogrammed)1 (unprogrammed)1 (unprogrammed)1 (unprogrammed)

Fuse High Byte

Table 22-4.

RSTDISBL(1)DWEN(2)SPIEN(3)WDTON(4)EESAVE

Fuse High Byte

Bit No76543210

Description

External Reset disableDebugWIRE Enable

Enable Serial Program and Data Downloading

Watchdog Timer always onEEPROM memory is preserved through the Chip EraseBrown-out Detector trigger levelBrown-out Detector trigger levelBrown-out Detector trigger level

Default Value1 (unprogrammed)1 (unprogrammed)0 (programmed, SPI prog. enabled)

1 (unprogrammed)

1 (unprogrammed, EEPROM not preserved)1 (unprogrammed)1 (unprogrammed)1 (unprogrammed)

Fuse High Byte

BODLEVEL2(5)BODLEVEL1(5)BODLEVEL0(5)Notes:

1.See ”Alternate Functions of Port B” on page 61 for description of RSTDISBL and DWEN

Fuses.

2.DWEN must be unprogrammed when Lock Bit security is required. See Section “22.1” on page

151.

3.The SPIEN Fuse is not accessible in SPI Programming mode.

4.See ”WDTCR – Watchdog Timer Control Register” on page 45 for details.5.See Table 23-4 on page 170 for BODLEVEL Fuse decoding.

6.When programming the RSTDISBL Fuse, High-voltage Serial programming has to be used to

change fuses to perform further programming.

152

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Table 22-5.

CKDIV8(1)CKOUT(2)SUT1SUT0CKSEL3CKSEL2CKSEL1CKSEL0Notes:

Fuse Low Byte

Bit No76543210

DescriptionDivide clock by 8Clock Output EnableSelect start-up timeSelect start-up timeSelect Clock sourceSelect Clock sourceSelect Clock sourceSelect Clock source

Default Value0 (programmed)1 (unprogrammed)1 (unprogrammed)(3)0 (programmed)(3)0 (programmed)(4)0 (programmed)(4)1 (unprogrammed)(4)0 (programmed)(4)

Fuse Low Byte

1.See ”System Clock Prescaler” on page 30 for details.

2.The CKOUT Fuse allows the system clock to be output on PORTB4. See “Clock Output Buffer”

on page 30 for details.

3.The default value of SUT1..0 results in maximum start-up time for the default clock source.

See Table 7-7 on page 28 for details.

4.The default setting of CKSEL1..0 results in internal RC Oscillator @ 8.0 MHz. See Table 7-6

on page 28 for details.

The status of the Fuse bits is not affected by Chip Erase. Note that the Fuse bits are locked ifLock bit1 (LB1) is programmed. Program the Fuse bits before programming the Lock bits.

22.2.1

Latching of Fuses

The fuse values are latched when the device enters programming mode and changes of thefuse values will have no effect until the part leaves Programming mode. This does not apply tothe EESAVE Fuse which will take effect once it is programmed. The fuses are also latched onPower-up in Normal mode.

22.3Signature Bytes

All Atmel microcontrollers have a three-byte signature code which identifies the device. Thiscode can be read in both serial and High-voltage Programming mode, also when the device islocked. The three bytes reside in a separate address space. Tor the ATtiny25/45/85 the signa-ture address are given in Table 22-6.Table 22-6.

PartATtiny25ATtiny45ATtiny85

Device ID

Signature Bytes Address

0x0000x1E0x1E0x1E

0x0010x910x920x93

0x0020x080x060x0B

22.4Calibration Byte

Signature area of the ATtiny25/45/85 has one byte of calibration data for the internal RC Oscilla-tor. This byte resides in the high byte of address 0x000. During reset, this byte is automaticallywritten into the OSCCAL Register to ensure correct frequency of the calibrated RC Oscillator.

153

2586J–AVR–12/06

元器件交易网www.cecb2b.com

22.5Page Size

Table 22-7.

DeviceATtiny25ATtiny45ATtiny85

No. of Words in a Page and No. of Pages in the Flash

Flash Size1K words (2K bytes)2K words (4K bytes)4K words (8K bytes)

Page Size16 words32 words32 words

PCWORDPC[3:0]PC[4:0]PC[4:0]

No. of Pages

6464128

PCPAGEPC[9:4]PC[10:5]PC[11:5]

PCMSB

91011

Table 22-8.

DeviceATtiny25ATtiny45ATtiny85

No. of Words in a Page and No. of Pages in the EEPROM

EEPROM Size128 bytes256 bytes512 bytes

Page Size4 bytes4 bytes4 bytes

PCWORDEEA[1:0]EEA[1:0]EEA[1:0]

No. of Pages

3264128

PCPAGEEEA[6:2]EEA[7:2]EEA[8:2]

EEAMSB

678

22.6Serial Downloading

Both the Flash and EEPROM memory arrays can be programmed using the serial SPI bus whileRESET is pulled to GND. The serial interface consists of pins SCK, MOSI (input) and MISO (out-put). After RESET is set low, the Programming Enable instruction needs to be executed firstbefore program/erase operations can be executed. NOTE, in Table 22-9 on page 155, the pinmapping for SPI programming is listed. Not all parts use the SPI pins dedicated for the internalSPI interface.

154

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Figure 22-1.Serial Programming and Verify(1)

+1.8 - 5.5VVCCMOSIMISOSCKRESETGNDNotes:

1.If the device is clocked by the internal Oscillator, it is no need to connect a clock source to the

CLKI pin.

Table 22-9.Pin Mapping Serial Programming

PinsPB0PB1PB2

I/OIOI

DescriptionSerial Data inSerial Data outSerial Clock

SymbolMOSIMISOSCK

When programming the EEPROM, an auto-erase cycle is built into the self-timed programmingoperation (in the Serial mode ONLY) and there is no need to first execute the Chip Eraseinstruction. The Chip Erase operation turns the content of every memory location in both theProgram and EEPROM arrays into 0xFF.

Depending on CKSEL Fuses, a valid clock must be present. The minimum low and high periodsfor the serial clock (SCK) input are defined as follows:

Low:> 2 CPU clock cycles for fck < 12 MHz, 3 CPU clock cycles for fck >= 12 MHzHigh:> 2 CPU clock cycles for fck < 12 MHz, 3 CPU clock cycles for fck >= 12 MHz

22.6.1

Serial Programming Algorithm

When writing serial data to the ATtiny25/45/85, data is clocked on the rising edge of SCK.

When reading data from the ATtiny25/45/85, data is clocked on the falling edge of SCK. SeeFigure 23-4 and Figure 23-5 for timing details.

To program and verify the ATtiny25/45/85 in the Serial Programming mode, the followingsequence is recommended (see four byte instruction formats in Table 22-11):

1.Power-up sequence:

Apply power between VCC and GND while RESET and SCK are set to “0”. In some sys-tems, the programmer can not guarantee that SCK is held low during power-up. In this

155

2586J–AVR–12/06

元器件交易网www.cecb2b.com

case, RESET must be given a positive pulse of at least two CPU clock cycles duration after SCK has been set to “0”.

2.Wait for at least 20 ms and enable serial programming by sending the Programming

Enable serial instruction to pin MOSI.3.The serial programming instructions will not work if the communication is out of synchro-nization. When in sync. the second byte (0x53), will echo back when issuing the third byte of the Programming Enable instruction. Whether the echo is correct or not, all four bytes of the instruction must be transmitted. If the 0x53 did not echo back, give RESET a positive pulse and issue a new Programming Enable command. 4.The Flash is programmed one page at a time. The memory page is loaded one byte at a

time by supplying the 5 LSB of the address and data together with the Load Program memory Page instruction. To ensure correct loading of the page, the data low byte must be loaded before data high byte is applied for a given address. The Program memory Page is stored by loading the Write Program memory Page instruction with the 6 MSB of the address. If polling (RDY/BSY) is not used, the user must wait at least tWD_FLASH before issuing the next page. (See Table 22-10.) Accessing the serial programming interface before the Flash write operation completes can result in incorrect programming.5.A: The EEPROM array is programmed one byte at a time by supplying the address and

data together with the appropriate Write instruction. An EEPROM memory location is first automatically erased before new data is written. If polling (RDY/BSY) is not used, the user must wait at least tWD_EEPROM before issuing the next byte. (See Table 22-10.) In a chip erased device, no 0xFFs in the data file(s) need to be programmed.

B: The EEPROM array is programmed one page at a time. The Memory page is loaded one byte at a time by supplying the 2 LSB of the address and data together with the Load EEPROM Memory Page instruction. The EEPROM Memory Page is stored by loading the Write EEPROM Memory Page Instruction with the 6 MSB of the address. When using EEPROM page access only byte locations loaded with the Load EEPROM Memory Page instruction is altered. The remaining locations remain unchanged. If polling (RDY/BSY) is not used, the used must wait at least tWD_EEPROM before issuing the next page (See Table 22-8). In a chip erased device, no 0xFF in the data file(s) need to be programmed.6.Any memory location can be verified by using the Read instruction which returns the con-tent at the selected address at serial output MISO.7.At the end of the programming session, RESET can be set high to commence normal operation.8.Power-off sequence (if needed):

Set RESET to “1”.Turn VCC power off.

156

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Table 22-10.Minimum Wait Delay Before Writing the Next Flash or EEPROM Location

SymboltWD_FLASHtWD_EEPROMtWD_ERASEtWD_FUSE

Minimum Wait Delay

4.5 ms4.0 ms4.0 ms4.5 ms

22.6.2

Serial Programming Instruction set

Table 22-11 on page 157 and Figure 22-2 on page 158 describes the Instruction set.

Table 22-11.Serial Programming Instruction Set

Instruction Format

Instruction/OperationProgramming Enable

Chip Erase (Program Memory/EEPROM)Poll RDY/BSYLoad Instructions

Load Extended Address byte(1)

Load Program Memory Page, High byteLoad Program Memory Page, Low byteLoad EEPROM Memory Page (page access)Read Instructions

Read Program Memory, High byteRead Program Memory, Low byteRead EEPROM MemoryRead Lock bitsRead Signature ByteRead Fuse bitsRead Fuse High bitsRead Extended Fuse BitsRead Calibration ByteWrite Instructions(6)

Write Program Memory PageWrite EEPROM Memory

Write EEPROM Memory Page (page access)Write Lock bits

$4C$C0$C2$AC

adr MSB$00$00$E0

adr LSB00aa aaaa00aa aa00

$00

$00data byte in

$28$20$A0$58$30$50$58$50$38

adr MSBadr MSB$00$00$00$00$08$08$00

adr LSBadr LSB00aa aaaa

$000000 000aa

$00$00$00$00

high data byte outlow data byte outdata byte outdata byte outdata byte outdata byte outdata byte outdata byte outdata byte out

$4D$48$40$C1

$00adr MSBadr MSB$00

Extended adr adr LSBadr LSB0000 000aa

$00high data byte inlow data byte indata byte in

Byte 1$AC$AC$F0

Byte 2$53$80$00

Byte 3$00$00$00

Byte4$00$00data byte out

157

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Table 22-11.Serial Programming Instruction Set (Continued)

Instruction Format

Instruction/OperationWrite Fuse bitsWrite Fuse High bitsWrite Extended Fuse BitsNotes:

1.2.3.4.5.6.7.

Byte 1$AC$AC$AC

Byte 2$A0$A8$A4

Byte 3$00$00$00

Byte4data byte indata byte indata byte in

Not all instructions are applicable for all parts.a = address

Bits are programmed ‘0’, unprogrammed ‘1’.

To ensure future compatibility, unused Fuses and Lock bits should be unprogrammed (‘1’) .

Refer to the correspondig section for Fuse and Lock bits, Calibration and Signature bytes and Page size.

Instructions accessing program memory use a word address. This address may be random within the page range.See htt://www.atmel.com/avr for Application Notes regarding programming and programmers.

If the LSB in RDY/BSY data byte out is ‘1’, a programming operation is still pending. Wait untilthis bit returns ‘0’ before the next instruction is carried out.

Within the same page, the low data byte must be loaded prior to the high data byte.

After data is loaded to the page buffer, program the EEPROM page, see Figure 22-2 on page158.

Figure 22-2.Serial Programming Instruction example

Serial Programming InstructionLoad Program Memory Page (High/Low Byte)/Load EEPROM Memory Page (page access)Write Program Memory Page/Write EEPROM Memory PageByte 1Bit 15 B Byte 2Adr MAMSB Byte 3Adr LSB 0Byte 4Byte 1Bit 15 B Byte 2Adr MSB Byte 3Adrr LLSB 0Byte 4Page BufferPage OffsetPage 0Page 1Page 2Page NumberPage N-1Program Memory/EEPROM Memory158

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

22.7

High-voltage Serial Programming

This section describes how to program and verify Flash Program memory, EEPROM Data mem-ory, Lock bits and Fuse bits in the ATtiny25/45/85.Figure 22-3.High-voltage Serial Programming

+11.5 - 12.5VPB5(RESET)SCI+4.5 - 5.5VVCCPB2SDOPB3PB1SIIGNDPB0SDITable 22-12.Pin Name Mapping

Signal Name in High-voltage Serial Programming ModeSDISIISDOSCI

Pin NamePB0PB1PB2PB3

I/OIIOI

FunctionSerial Data InputSerial Instruction InputSerial Data Output

Serial Clock Input (min. 220ns period)

The minimum period for the Serial Clock Input (SCI) during High-voltage Serial Programming is220 ns.

Table 22-13.Pin Values Used to Enter Programming Mode

PinSDISIISDO

SymbolProg_enable[0]Prog_enable[1]Prog_enable[2]

Value000

159

2586J–AVR–12/06

元器件交易网www.cecb2b.com

22.8High-voltage Serial Programming Algorithm

To program and verify the ATtiny25/45/85 in the High-voltage Serial Programming mode, the fol-lowing sequence is recommended (See instruction formats in Table 22-15):

22.8.1

Enter High-voltage Serial Programming Mode

The following algorithm puts the device in High-voltage Serial Programming mode:

1.Set Prog_enable pins listed in Table 22-13 to “000”, RESET pin and VCC to 0V.2.Apply 4.5 - 5.5V between VCC and GND.

Ensure that VCC reaches at least 1.8V within the next 20 µs.3.Wait 20 - 60 µs, and apply 11.5 - 12.5V to RESET.

4.Keep the Prog_enable pins unchanged for at least 10 µs after the High-voltage has been

applied to ensure the Prog_enable Signature has been latched.5.Release the Prog_enable[2] pin to avoid drive contention on the Prog_enable[2]/SDO

pin.6.Wait at least 300 µs before giving any serial instructions on SDI/SII.

7.Exit Programming mode by power the device down or by bringing RESET pin to 0V.If the rise time of the VCC is unable to fulfill the requirements listed above, the following alterna-tive algorithm can be used:

1.Set Prog_enable pins listed in Table 22-13 to “000”, RESET pin and VCC to 0V.2.Apply 4.5 - 5.5V between VCC and GND.

3.Monitor VCC, and as soon as VCC reaches 0.9 - 1.1V, apply 11.5 - 12.5V to RESET.4.Keep the Prog_enable pins unchanged for at least 10 µs after the High-voltage has been

applied to ensure the Prog_enable Signature has been latched.5.Release the Prog_enable[2] pin to avoid drive contention on the Prog_enable[2]/SDO

pin.6.Wait until VCC actually reaches 4.5 - 5.5V before giving any serial instructions on SDI/SII.7.Exit Programming mode by power the device down or by bringing RESET pin to 0V.

Table 22-14.High-voltage Reset Characteristics

Supply VoltageVCC4.5V5.5V

RESET Pin High-voltage Threshold

VHVRST11.5V11.5V

Minimum High-voltage Period for

Latching Prog_enable

tHVRST100 ns100 ns

22.8.2

Considerations for Efficient Programming

The loaded command and address are retained in the device during programming. For efficientprogramming, the following should be considered.

•The command needs only be loaded once when writing or reading multiple memory locations.•Skip writing the data value 0xFF that is the contents of the entire EEPROM (unless the EESAVE Fuse is programmed) and Flash after a Chip Erase.

160

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

•Address High byte needs only be loaded before programming or reading a new 256 word window in Flash or 256 byte EEPROM. This consideration also applies to Signature bytes reading.

22.8.3

Chip Erase

The Chip Erase will erase the Flash and EEPROM(1) memories plus Lock bits. The Lock bits arenot reset until the Program memory has been completely erased. The Fuse bits are notchanged. A Chip Erase must be performed before the Flash and/or EEPROM are re-programmed.

Note:

1.The EEPROM memory is preserved during Chip Erase if the EESAVE Fuse is programmed.

1.Load command “Chip Erase” (see Table 22-15).

2.Wait after Instr. 3 until SDO goes high for the “Chip Erase” cycle to finish.3.Load Command “No Operation”.

22.8.4

Programming the Flash

The Flash is organized in pages, see Table 22-11 on page 157. When programming the Flash,the program data is latched into a page buffer. This allows one page of program data to be pro-grammed simultaneously. The following procedure describes how to program the entire Flashmemory:

1.Load Command “Write Flash” (see Table 22-15).2.Load Flash Page Buffer.

3.Load Flash High Address and Program Page. Wait after Instr. 3 until SDO goes high for

the “Page Programming” cycle to finish.4.Repeat 2 through 3 until the entire Flash is programmed or until all data has been

programmed.5.End Page Programming by Loading Command “No Operation”.

When writing or reading serial data to the ATtiny25/45/85, data is clocked on the rising edge ofthe serial clock, see Figure 22-5, Figure 23-6 and Table 23-7 for details.Figure 22-4.Addressing the Flash which is Organized in Pages

PROGRAMCOUNTERPCMSBPCPAGEPAGEMSBPCWORDPAGE ADDRESSWITHIN THE FLASHPROGRAM MEMORYPAGEWORD ADDRESSWITHIN A PAGEPAGEINSTRUCTION WORDPCWORD[PAGEMSB:0]:000102PAGEEND161

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Figure 22-5.High-voltage Serial Programming Waveforms

SDIPB0SIIPB1MSBLSBMSBLSBSDOPB2MSBLSBSCIPB301234567891022.8.5

Programming the EEPROM

The EEPROM is organized in pages, see Table 23-6 on page 172. When programming theEEPROM, the data is latched into a page buffer. This allows one page of data to be pro-grammed simultaneously. The programming algorithm for the EEPROM Data memory is asfollows (refer to Table 22-15):

1.Load Command “Write EEPROM”.2.Load EEPROM Page Buffer.

3.Program EEPROM Page. Wait after Instr. 2 until SDO goes high for the “Page Program-ming” cycle to finish.4.Repeat 2 through 3 until the entire EEPROM is programmed or until all data has been

programmed.5.End Page Programming by Loading Command “No Operation”.

22.8.6

Reading the Flash

The algorithm for reading the Flash memory is as follows (refer to Table 22-15):

1.Load Command \"Read Flash\".

2.Read Flash Low and High Bytes. The contents at the selected address are available at

serial output SDO.

22.8.7

Reading the EEPROM

The algorithm for reading the EEPROM memory is as follows (refer to Table 22-15):

1.Load Command “Read EEPROM”.

2.Read EEPROM Byte. The contents at the selected address are available at serial output

SDO.

22.8.8

Programming and Reading the Fuse and Lock Bits

The algorithms for programming and reading the Fuse Low/High bits and Lock bits are shown inTable 22-15.Reading the Signature Bytes and Calibration Byte

The algorithms for reading the Signature bytes and Calibration byte are shown in Table 22-15.Power-off sequence

Set SCI to “0”. Set RESET to “1”. Turn VCC power off.

22.8.9

22.8.10

162

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Table 22-15.High-voltage Serial Programming Instruction Set for ATtiny25/45/85

Instruction Format

Instruction

SDI

Chip Erase

SIISDO

Load “Write Flash” Command

SDISIISDOSDISII

Load Flash Page Buffer

SDOSDISIISDO

Instr.1/5

0_1000_0000_000_0100_1100_00x_xxxx_xxxx_xx0_0001_0000_000_0100_1100_00x_xxxx_xxxx_xx0_ bbbb_bbbb _000_0000_1100_00x_xxxx_xxxx_xx0_0000_0000_000_0111_1100_00x_xxxx_xxxx_xx

Instr.2/6

0_0000_0000_000_0110_0100_00x_xxxx_xxxx_xx

Instr.3

0_0000_0000_000_0110_1100_00x_xxxx_xxxx_xx

Instr.4Operation Remarks

Wait after Instr.3 until SDO goes high for the Chip Erase cycle to finish.

Enter Flash Programming code.

0_eeee_eeee_000_0010_1100_00x_xxxx_xxxx_xx

0_dddd_dddd_000_0011_1100_00x_xxxx_xxxx_xx

0_0000_0000_000_0111_1101_00x_xxxx_xxxx_xx

Repeat after Instr. 1 - 5 until the entire page buffer is filled or until all data within the page is filled. See Note 1. Instr 5.

Wait after Instr 3 until SDO goes high. Repeat Instr. 2 - 3 for each loaded Flash Page until the entire Flash or all data is programmed. Repeat Instr. 1 for a new 256 byte page. See Note 1.Enter Flash Read mode.

Load Flash High Address and Program Page

SDISIISDO

0_0000_000a_000_0001_1100_00x_xxxx_xxxx_xx

0_0000_0000_000_0110_0100_00x_xxxx_xxxx_xx

0_0000_0000_000_0110_1100_00x_xxxx_xxxx_xx

Load “Read Flash” Command

SDISIISDOSDISII

0_0000_0010_000_0100_1100_00x_xxxx_xxxx_xx0_bbbb_bbbb_000_0000_1100_00x_xxxx_xxxx_xx0_0000_0000_000_0111_1000_00x_xxxx_xxxx_xx0_0001_0001_000_0100_1100_00x_xxxx_xxxx_xx0_00bb_bbbb_000_0000_1100_00x_xxxx_xxxx_xx0_0000_0000_000_0110_1100_00x_xxxx_xxxx_xx

Wait after Instr. 2 until SDO goes high. Repeat Instr. 1 - 2 for each loaded EEPROM page until the entire EEPROM or all data is programmed.Instr. 5

0_aaaa_aaaa_000_0001_1100_00x_xxxx_xxxx_xx

0_eeee_eeee_000_0010_1100_00x_xxxx_xxxx_xx

0_0000_0000_000_0110_1101_00x_xxxx_xxxx_xx

0_0000_000a_000_0001_1100_00x_xxxx_xxxx_xx0_0000_0000_000_0111_1100_00p_pppp_pppx_xx

Enter EEPROM Programming mode.

Repeat Instr. 1 - 5 until the entire page buffer is filled or until all data within the page is filled. See Note 2.Instr 5 - 6.

0_0000_0000_000_0110_1000_00x_xxxx_xxxx_xx

0_0000_0000_000_0110_1100_00q_qqqq_qqqx_xx

Repeat Instr. 1, 3 - 6 for each new address. Repeat Instr. 2 for a new 256 byte page.

Read Flash Low and High Bytes

SDOSDISIISDOSDISIISDOSDISII

Load “Write EEPROM” Command

Load

EEPROM Page Buffer

SDOSDISIISDO

Program EEPROM Page

SDISIISDO

0_0000_0000_000_0110_0100_00x_xxxx_xxxx_xx

0_0000_0000_000_0110_1100_00x_xxxx_xxxx_xx

163

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Table 22-15.High-voltage Serial Programming Instruction Set for ATtiny25/45/85 (Continued)

Instruction Format

Instruction

SDISII

Write EEPROM Byte

SDOSDISIISDO

Load “Read EEPROM” CommandRead EEPROM ByteWrite Fuse Low Bits

SDISIISDOSDISIISDOSDISIISDOSDISIISDOSDISIISDOSDISIISDOSDISIISDOSDISIISDOSDISIISDOSDISIISDO

Instr.1/5

0_bbbb_bbbb_000_0000_1100_00x_xxxx_xxxx_xx0_0000_0000_000_0110_0100_00x_xxxx_xxxx_xx0_0000_0011_000_0100_1100_00x_xxxx_xxxx_xx0_bbbb_bbbb_000_0000_1100_00x_xxxx_xxxx_xx0_0100_0000_000_0100_1100_00x_xxxx_xxxx_xx0_0100_0000_000_0100_1100_00x_xxxx_xxxx_xx0_0100_0000_000_0100_1100_00x_xxxx_xxxx_xx0_0010_0000_000_0100_1100_00x_xxxx_xxxx_xx0_0000_0100_000_0100_1100_00x_xxxx_xxxx_xx0_0000_0100_000_0100_1100_00x_xxxx_xxxx_xx0_0000_0100_000_0100_1100_00x_xxxx_xxxx_xx0_0000_0100_000_0100_1100_00x_xxxx_xxxx_xx

Instr.2/6

0_aaaa_aaaa_000_0001_1100_00x_xxxx_xxxx_xx0_0000_0000_000_0110_1100_00x_xxxx_xxxx_xx

Instr.3

0_eeee_eeee_000_0010_1100_00x_xxxx_xxxx_xx

Instr.4

0_0000_0000_000_0110_1101_00x_xxxx_xxxx_xx

Operation Remarks

Repeat Instr. 1 - 6 for each new address. Wait after Instr. 6 until SDO goes high. See Note 3.Instr. 6

Enter EEPROM Read mode.

0_aaaa_aaaa_000_0001_1100_00x_xxxx_xxxx_xx0_A987_6543_000_0010_1100_00x_xxxx_xxxx_xx0_000F_EDCB_000_0010_1100_00x_xxxx_xxxx_xx0_0000_000J_000_0010_1100_00x_xxxx_xxxx_xx0_0000_0021_000_0010_1100_00x_xxxx_xxxx_xx0_0000_0000_000_0110_1000_00x_xxxx_xxxx_xx0_0000_0000_000_0111_1010_00x_xxxx_xxxx_xx0_0000_0000_000_0110_1010_00x_xxxx_xxxx_xx0_0000_0000_000_0111_1000_00x_xxxx_xxxx_xx

0_0000_0000_000_0110_1000_00x_xxxx_xxxx_xx0_0000_0000_000_0110_0100_00x_xxxx_xxxx_xx0_0000_0000_000_0111_0100_00x_xxxx_xxxx_xx0_0000_0000_000_0110_0110_00x_xxxx_xxxx_xx0_0000_0000_000_0110_0100_00x_xxxx_xxxx_xx0_0000_0000_000_0110_1100_00A_9876_543x_xx0_0000_0000_000_0111_1110_00x_xxFE_DCBx_xx0_0000_0000_000_0110_1110_00x_xxxx_xxJx_xx0_0000_0000_000_0111_1100_00x_xxxx_x21x_xx

0_0000_0000_000_0110_1100_00q_qqqq_qqq0_000_0000_0000_000_0110_1100_00x_xxxx_xxxx_xx0_0000_0000_000_0111_1100_00x_xxxx_xxxx_xx0_0000_0000_000_0110_1110_00x_xxxx_xxxx_xx0_0000_0000_000_0110_1100_00x_xxxx_xxxx_xx

Repeat Instr. 1, 3 - 4 for each new address. Repeat Instr. 2 for a new 256 byte page.Wait after Instr. 4 until SDO goes high. Write A - 3 = “0” to program the Fuse bit.Wait after Instr. 4 until SDO goes high. Write F - B = “0” to program the Fuse bit.Wait after Instr. 4 until SDO goes high. Write J = “0” to program the Fuse bit.Wait after Instr. 4 until SDO goes high. Write 2 - 1 = “0” to program the Lock bit.Reading A - 3 = “0” means the Fuse bit is programmed.

Write Fuse High Bits

Write Fuse Extended Bits

Write Lock Bits

Read Fuse Low Bits

Read Fuse High BitsReading F - B = “0” means the Fuse bit is programmed.

Read Fuse Extended BitsReading J = “0” means the Fuse bit is programmed.

Read Lock BitsReading 2, 1 = “0” means the Lock bit is programmed.

164

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Table 22-15.High-voltage Serial Programming Instruction Set for ATtiny25/45/85 (Continued)

Instruction Format

Instruction

Read Signature BytesRead

Calibration ByteLoad “No Operation” Command

SDISIISDOSDISIISDOSDISIISDO

Instr.1/5

0_0000_1000_000_0100_1100_00x_xxxx_xxxx_xx0_0000_1000_000_0100_1100_00x_xxxx_xxxx_xx0_0000_0000_000_0100_1100_00x_xxxx_xxxx_xx

Instr.2/6

0_0000_00bb_000_0000_1100_00x_xxxx_xxxx_xx0_0000_0000_000_0000_1100_00x_xxxx_xxxx_xx

Instr.3

0_0000_0000_000_0110_1000_00x_xxxx_xxxx_xx0_0000_0000_000_0111_1000_00x_xxxx_xxxx_xx

Instr.4

0_0000_0000_000_0110_1100_00q_qqqq_qqqx_xx0_0000_0000_000_0111_1100_00p_pppp_pppx_xx

Operation Remarks

Repeats Instr 2 4 for each signature byte address.

Note:

a = address high bits, b = address low bits, d = data in high bits, e = data in low bits, p = data out high bits, q = data out low bits,x = don’t care, 1 = Lock Bit1, 2 = Lock Bit2, 3 = CKSEL0 Fuse, 4 = CKSEL1 Fuse, 5 = SUT0 Fuse, 6 = SUT1 Fuse, 7 = CKDIV8, Fuse, 8 = WDTON Fuse, 9 = EESAVE Fuse, A = SPIEN Fuse, B = RSTDISBL Fuse, C = BODLEVEL0 Fuse, D= BODLEVEL1 Fuse, E = MONEN Fuse, F = SPMEN Fuse

1.For page sizes less than 256 words, parts of the address (bbbb_bbbb) will be parts of the page address.2.For page sizes less than 256 bytes, parts of the address (bbbb_bbbb) will be parts of the page address.

3.The EEPROM is written page-wise. But only the bytes that are loaded into the page are actually written to the EEPROM.

Page-wise EEPROM access is more efficient when multiple bytes are to be written to the same page. Note that auto-erase of EEPROM is not available in High-voltage Serial Programming, only in SPI Programming.

Notes:

165

2586J–AVR–12/06

元器件交易网www.cecb2b.com

23.Electrical Characteristics

23.1

Absolute Maximum Ratings*

*NOTICE:

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent dam-age to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Operating Temperature..................................-55°C to +125°CStorage Temperature.....................................-65°C to +150°CVoltage on any Pin except RESETwith respect to Ground................................-0.5V to VCC+0.5VVoltage on RESET with respect to Ground......-0.5V to +13.0VMaximum Operating Voltage............................................6.0VDC Current per I/O Pin...............................................40.0 mADC Current VCC and GND Pins................................200.0 mA

23.2

TA = -40°C to 85°C, VCC = 1.8V to 5.5V (unless otherwise noted)(1)

SymbolVILVIHVIL1VIH1VIL2VIH2VIL3VIH3VOLVOHIILIIHRRSTRpu

Parameter

Input Low-voltage, exceptXTAL1 and RESET pinInput High-voltage, exceptXTAL1 and RESET pinInput Low-voltage, XTAL1 pin, External Clock SelectedInput High-voltage, XTAL1 pin, External Clock SelectedInput Low-voltage,RESET pinInput High-voltage,RESET pinInput Low-voltage,RESET pin as I/OInput High-voltage,RESET pin as I/OOutput Low-voltage,

Port B (except RESET)(4)Output High-voltage,Port B (except RESET)(5)Input LeakageCurrent I/O PinInput LeakageCurrent I/O PinReset Pull-up ResistorI/O Pin Pull-up Resistor

ConditionVCC = 1.8V - 2.4VVCC = 2.4V - 5.5VVCC = 1.8V - 2.4VVCC = 2.4V - 5.5VVCC = 1.8V - 5.5VVCC = 1.8V - 2.4VVCC = 2.4V - 5.5VVCC = 1.8V - 5.5VVCC = 1.8V - 5.5VVCC = 1.8V - 2.4VVCC = 2.4V - 5.5VVCC = 1.8V - 2.4VVCC = 2.4V - 5.5VIOL = 10 mA, VCC = 5VIOL = 5 mA, VCC = 3VIOH = -10 mA, VCC = 5VIOH = -5 mA, VCC = 3VVcc = 5.5V, pin low(absolute value)Vcc = 5.5V, pin high(absolute value)Vcc = 5.5V, input lowVcc = 5.5V, input low

30204.32.5

< 0.05< 0.05

116050

Min.(2)-0.5-0.50.7VCC0.6VCC-0.50.8VCC0.7VCC-0.50.9VCC-0.5-0.50.7VCC0.6VCC

Typ.

Max.(3)0.2VCC0.3VCCVCC +0.5VCC +0.50.1VCCVCC +0.5VCC +0.50.2VCCVCC +0.50.2VCC0.3VCCVCC +0.5VCC +0.50.60.5

UnitsVVVVVVVVVVVVVVVVVVµAµAkΩkΩ

DC Characteristics

166

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

TA = -40°C to 85°C, VCC = 1.8V to 5.5V (unless otherwise noted)(1) (Continued)

Symbol

Parameter

Condition

Active 1MHz, VCC = 2VActive 4MHz, VCC = 3V

Power Supply Current

ICC(6)

Active 8MHz, VCC = 5VIdle 1MHz, VCC = 2VIdle 4MHz, VCC = 3VIdle 8MHz, VCC = 5V

Power-down mode(7)

Notes:

1.2.3.4.

WDT enabled, VCC = 3VWDT disabled, VCC = 3V

Min.(2)

Typ.0.31.550.10.351.2

Max.(3)0.552.580.20.62102

UnitsmAmAmAmAmAmAµAµA

Typical values at 25°C. Maximum values are characterised and not production test limits.“Min” means the lowest value where the pin is guaranteed to be read as high.“Max” means the highest value where the pin is guaranteed to be read as low.

Although each I/O port can sink more than the test conditions (10 mA at VCC = 5V, 5 mA at VCC = 3V) under steady state conditions (non-transient), the following must be observed:1] The sum of all IOL, for all ports, should not exceed 60 mA.

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test condition.

5.Although each I/O port can source more than the test conditions (10 mA at VCC = 5V, 5 mA at VCC = 3V) under steady state

conditions (non-transient), the following must be observed:1] The sum of all IOH, for all ports, should not exceed 60 mA.

If IOH exceeds the test condition, VOH may exceed the related specification. Pins are not guaranteed to source current greater than the listed test condition.

6.All I/O modules are turned off (PRR = 0xFF) for all ICC values.7.Brown-Out Detection (BOD) disabled.

167

2586J–AVR–12/06

元器件交易网www.cecb2b.com

23.3Speed Grades

Figure 23-1.Maximum Frequency vs. VCC

10 MHzSafe Operating Area4 MHz1.8VFigure 23-2.Maximum Frequency vs. VCC

2.7V5.5V20 MHz10 MHzSafe Operating Area2.7V4.5V5.5V168

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

23.4

23.4.1

Clock Characteristics

Calibrated Internal RC Oscillator Accuracy

Calibration Accuracy of Internal RC Oscillator

Frequency

VCC 3V1.8V - 5.5V(1)2.7V - 5.5V(2)

Temperature Calibration Accuracy

25°C-40°C - 85°C

±10%±1%

Table 23-1.

Factory

CalibrationUser

CalibrationNotes:

8.0 MHz7.3 - 8.1 MHz

1.Voltage range for ATtiny25V/45V/85V.2.Voltage range for ATtiny25/45/85.

23.4.2External Clock Drive Waveforms

Figure 23-3.External Clock Drive Waveforms

VIH1VIL123.4.3External Clock Drive

External Clock Drive

VCC = 1.8 - 5.5V

VCC = 2.7 - 5.5VMin.01004040

2.02.02

1.61.62Max.10

VCC = 4.5 - 5.5VMin.0502020

0.50.52Max.20

UnitsMHznsnsnsμsμs%

ParameterClock FrequencyClock PeriodHigh TimeLow TimeRise TimeFall Time

Change in period from one clock cycle to the next

Min.0250100100

Max.4

Table 23-2.

Symbol1/tCLCLtCLCLtCHCXtCLCXtCLCHtCHCL

ΔtCLCL

169

2586J–AVR–12/06

元器件交易网www.cecb2b.com

23.5System and Reset Characteristics

Reset, Brown-out and Internal Voltage Characteristics(1)

Parameter

Power-on Reset Threshold Voltage (rising)

Power-on Reset Threshold Voltage (falling)(2)

RESET Pin Threshold VoltageMinimum pulse width on RESET PinBrown-out Detector HysteresisMin Pulse Width on Brown-out ResetBandgap reference voltageBandgap reference start-up timeBandgap reference current consumption

VCC = 5.5V, TA=25°CVCC = 2.7V, TA=25°CVCC = 2.7V, TA=25°C

1.0

ConditionTA = -40 - 85°CTA = -40 - 85°CVCC = 3VVCC = 3V

5021.14015

1.270

Min0.70.60.2 VCC

Typ1.00.9

Max1.41.30.9 VCC2.5

UnitsVVVµsmVµsVµsµA

Table 23-3.

Symbol

VPOT

VRSTtRSTVHYSTtBODVBGtBGIBG

Note:

1.Values are guidelines only.

2.The Power-on Reset will not work unless the supply voltage has been below VPOT (falling)

Table 23-4.

BODLEVEL Fuse Coding(1)

BODLEVEL [2:0] Fuses

1111101011000XX

1.72.54.1Min VBOT

Typ VBOT

BOD Disabled1.82.74.3

Reserved

2.02.94.5

Max VBOT

Units

Note:

1.VBOT may be below nominal minimum operating voltage for some devices. For devices where this is the case, the device is

tested down to VCC = VBOT during the production test. This guarantees that a Brown-out Reset will occur before VCC drops to a voltage where correct operation of the microcontroller is no longer guaranteed.

170

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

23.6

ADC Characteristics – Preliminary Data

ADC Characteristics, Single Ended Channels. -40°C - 85°C

ParameterResolution

Condition

Single Ended ConversionSingle Ended ConversionVREF = 4V, VCC = 4V,ADC clock = 200 kHzSingle Ended ConversionVREF = 4V, VCC = 4V,ADC clock = 1 MHzSingle Ended ConversionVREF = 4V, VCC = 4V,ADC clock = 200 kHzNoise Reduction ModeSingle Ended ConversionVREF = 4V, VCC = 4V,ADC clock = 1 MHzNoise Reduction Mode

Integral Non-linearity (INL)

Single Ended ConversionVREF = 4V, VCC = 4V,ADC clock = 200 kHzSingle Ended ConversionVREF = 4V, VCC = 4V,ADC clock = 200 kHzSingle Ended ConversionVREF = 4V, VCC = 4V,ADC clock = 200 kHzSingle Ended ConversionVREF = 4V, VCC = 4V,ADC clock = 200 kHzFree Running Conversion

1350GND

38.5

1.0

1.1100

1.2

Min(1)

Typ(1)

Max(1)10

UnitsBitsLSB

Table 23-5.

Symbol

3LSB

Absolute accuracy (Including INL, DNL, quantization error, gain and offset error)

1.5LSB

2.5LSB

1LSB

Differential Non-linearity (DNL)0.5LSB

Gain Error2.5LSB

Offset ErrorConversion TimeClock Frequency

VIN

Input VoltageInput Bandwidth

VINTRAINNote:

Internal Voltage ReferenceAnalog Input Resistance

1.5

2601000VREF

LSBµskHzVkHzVMΩ

1.Values are preliminary for ATtiny25 and ATtiny85.

171

2586J–AVR–12/06

元器件交易网www.cecb2b.com

23.7Serial Programming Characteristics

Figure 23-4.Serial Programming Waveforms

SERIAL DATA INPUT (MOSI)SERIAL DATA OUTPUT(MISO)SERIAL CLOCK INPUT(SCK)SAMPLEMSBLSBMSBLSBFigure 23-5.Serial Programming Timing

MOSItOVSHSCKMISOtSLIVtSHSLtSHOXtSLSHTable 23-6.

Symbol1/tCLCLtCLCL1/tCLCLtCLCL1/tCLCLtCLCLtSHSLtSLSHtOVSHtSHOXNote:

Serial Programming Characteristics, TA = -40°C to 85°C, VCC = 1.8 - 5.5V (Unless Otherwise Noted)

Parameter

Oscillator Frequency (ATtiny25/45/85V)Oscillator Period (ATtiny25/45/85V)

Oscillator Freq. (ATtiny25/45/85, VCC = 2.7 - 5.5V)Oscillator Period (ATtiny25/45/85, VCC = 2.7 - 5.5V)Oscillator Freq. (ATtiny25/45/85, VCC = 4.5V - 5.5V)Oscillator Period (ATtiny25/45/85, VCC = 4.5V - 5.5V)SCK Pulse Width HighSCK Pulse Width LowMOSI Setup to SCK HighMOSI Hold after SCK High

Min025001000502 tCLCL*2 tCLCL*tCLCL2 tCLCL

2010

Typ

Max4

UnitsMHznsMHznsMHznsnsnsnsns

1.2 tCLCL for fck < 12 MHz, 3 tCLCL for fck >= 12 MHz

172

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

23.8

High-voltage Serial Programming Characteristics

Figure 23-6.High-voltage Serial Programming Timing

SDI (PB0), SII (PB1)tIVSHSCI (PB3)SDO (PB2)tSHIXtSHSLtSHOVtSLSHTable 23-7.

SymboltSHSLtSLSHtIVSHtSHIXtSHOVtWLWH_PFB

High-voltage Serial Programming Characteristics TA = 25°C ± 10%, VCC = 5.0V ± 10% (Unless otherwise noted)

Parameter

SCI (PB3) Pulse Width HighSCI (PB3) Pulse Width Low

SDI (PB0), SII (PB1) Valid to SCI (PB3) HighSDI (PB0), SII (PB1) Hold after SCI (PB3) HighSCI (PB3) High to SDO (PB2) ValidWait after Instr. 3 for Write Fuse Bits

Min1251255050

162.5Typ

Max

Unitsnsnsnsnsnsms

173

2586J–AVR–12/06

元器件交易网www.cecb2b.com

24.Typical Characteristics

The data contained in this section is largely based on simulations and characterization of similardevices in the same process and design methods. Thus, the data should be treated as indica-tions of how the part will behave.

The following charts show typical behavior. These figures are not tested during manufacturing.All current consumption measurements are performed with all I/O pins configured as inputs andwith internal pull-ups enabled. A sine wave generator with rail-to-rail output is used as clocksource.

The power consumption in Power-down mode is independent of clock selection.

The current consumption is a function of several factors such as: operating voltage, operatingfrequency, loading of I/O pins, switching rate of I/O pins, code executed and ambient tempera-ture. The dominating factors are operating voltage and frequency.

The current drawn from capacitive loaded pins may be estimated (for one pin) as CL*VCC*f whereCL = load capacitance, VCC = operating voltage and f = average switching frequency of I/O pin.The parts are characterized at frequencies higher than test limits. Parts are not guaranteed tofunction properly at frequencies higher than the ordering code indicates.

The difference between current consumption in Power-down mode with Watchdog Timerenabled and Power-down mode with Watchdog Timer disabled represents the differential cur-rent drawn by the Watchdog Timer.

24.1Active Supply Current

Figure 24-1.Active Supply Current vs. Low frequency (0.1 - 1.0 MHz)

ACTIVE SUPPLY CURRENT vs. LOW FREQUENCY0.1 -1.0 MHz1,25.5 V15.0 V4.5 V4.0 V0,8ICC (mA)0,63.3 V2.7 V1.8 V0,40,2000,10,20,30,40,50,60,70,80,91Frequency (MHz)174

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Figure 24-2.Active Supply Current vs. Frequency (1 - 20 MHz)

ACTIVE SUPPLY CURRENT vs. FREQUENCY1 - 20 MHz145.5 V125.0 V104.5 VA)8m( 4.0VICC643.3V2.7V21.8V002468101214161820Frequency (MHz)Figure 24-3.Active Supply Current vs. VCC (Internal RC oscillator, 8 MHz)

ACTIVE SUPPLY CURRENT vs. VCCINTERNAL RC OSCILLATOR, 8 MHz7-40 ˚C625 ˚C585 ˚C)A4m( CIC32101,522,533,544,555,5VCC (V)2586J–AVR–12/06

175

元器件交易网www.cecb2b.com

Figure 24-4.Active Supply Current vs. VCC (Internal RC Oscillator, 1 MHz)

ACTIVE SUPPLY CURRENT vs. VCCINTERNAL RC OSCILLATOR, 1 MHz1,61,41,210,80,60,40,201,522,533,544,555,525 ˚C85 ˚C-40 ˚CICC (mA)VCC (V)Figure 24-5.Active Supply Current vs. VCC (Internal RC Oscillator, 128 kHz)

ACTIVE SUPPLY CURRENT vs. VCC0,25INTERNAL RC OSCILLATOR, 128 KHz-40 ˚C0,225 ˚C85 ˚CICC (mA)0,150,10,0501,522,533,544,555,5VCC (V)176

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

24.2

Idle Supply Current

Figure 24-6.Idle Supply Current vs. low Frequency (0.1 - 1.0 MHz)

IDLE SUPPLY CURRENT vs. LOW FREQUENCY0.1 - 1.0 MHz 0,255.5 V0,25.0 V4.5 V4.0 V)A0,15m3.3 V( CIC2.7 V0,11.8 V0,05000,10,20,30,40,50,60,70,80,91Frequency (MHz)Figure 24-7.Idle Supply Current vs. Frequency (1 - 20 MHz)

IDLE SUPPLY CURRENT vs. FREQUENCY1 - 20 MHz43,55.5 V35.0 V2,54.5 VA)m( 2ICC1,54.0V13.3V2.7V0,501.8V02468101214161820Frequency (MHz)2586J–AVR–12/06

177

元器件交易网www.cecb2b.com

Figure 24-8.Idle Supply Current vs. VCC (Internal RC Oscillator, 8 MHz)I

IDLE SUPPLY CURRENT vs. VCCINTERNAL RC OSCILLATOR, 8 MHz1,885 ˚C1,61,41,225 ˚C-40 ˚CICC (mA)10,80,60,40,201,522,533,544,555,5VCC (V)Figure 24-9.Idle Supply Current vs. VCC (Internal RC Oscilllator, 1 MHz)

IDLE SUPPLY CURRENT vs. VCCINTERNAL RC OSCILLATOR, 1 MHz0,50,450,40,3585 ˚C25 ˚C-40 ˚CICC (mA)0,30,250,20,150,10,0501,522,533,544,555,5VCC (V)178

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Figure 24-10.Idle Supply Current vs. VCC (Internal RC Oscillator, 128 kHz)

IDLE SUPPLY CURRENT vs. VCC0,10,090,080,07INTERNAL RC OSCILLATOR, 128 kHz-40 ˚C25 ˚C85 ˚CICC (mA)0,060,050,040,030,020,0101,522,533,544,555,5VCC (V)24.3Supply Current of I/O modules

The tables and formulas below can be used to calculate the additional current consumption for

the different I/O modules in Active and Idle mode. The enabling or disabling of the I/O modulesare controlled by the Power Reduction Register. See ”PRR – Power Reduction Register” onpage 38 for details.Table 24-1.

PRR bit

VCC = 2V, f = 1MHz

PRTIM1PRTIM0PRUSIPRADC

45 uA 5 uA 5 uA15 uA

Additional Current Consumption for the different I/O modules (absolute values)

Typical numbersVCC = 3V, f = 4MHz

300 uA30 uA25 uA85 uA

VCC = 5V, f = 8MHz

1100 uA110 uA100 uA340 uA

Table 24-2.Additional Current Consumption (percentage) in Active and Idle mode

Additional Current consumption

compared to Active with external clock (see Figure 24-1 and Figure 24-2)

20 %2 %2 %5 %

Additional Current consumption compared to Idle with external clock (see Figure 24-6 and Figure 24-7)

80 %10 %10 %25 %

PRR bitPRTIM1PRTIM0PRUSIPRADC

179

2586J–AVR–12/06

元器件交易网www.cecb2b.com

It is possible to calculate the typical current consumption based on the numbers from Table 24-2for other VCC and frequency settings that listed in Table 24-1.

24.3.1

Example 1

Calculate the expected current consumption in idle mode with USI, TIMER0, and ADC enabledat VCC = 2.0V and f = 1MHz. From Table 24-2 on page 179, third column, we see that we need toadd 10% for the USI, 25% for the ADC, and 10% for the TIMER0 module. Reading from Figure24-9, we find that the idle current consumption is ~0,18mA at VCC = 2.0V and f = 1MHz. The totalcurrent consumption in idle mode with USI, TIMER0, and ADC enabled, gives:

ICC=0,18mA×(1+0,1+0,25+0,1)≈0,261mA

24.4Power-down Supply Current

Figure 24-11.Power-down Supply Current vs. VCC (Watchdog Timer Disabled)

POWER-DOWN SUPPLY CURRENT vs. VCC1.41.21WATCHDOG TIMER DISABLED85 ˚CICC (uA)0.80.60.40.201.522.533.544.555.5-40 ˚C25 ˚CVCC (V)180

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Figure 24-12.Power-down Supply Current vs. VCC (Watchdog Timer Enabled)

POWER-DOWN SUPPLY CURRENT vs. VCCWATCHDOG TIMER ENABLED141210-40 ˚C)A8u25 ˚C( CIC685 ˚C4201.522.533.544.555.5VCC (V)24.5Pin Pull-up

Figure 24-13.I/O Pin Pull-up Resistor Current vs. Input Voltage (VCC = 1.8V)

I/O PIN PULL-UP RESISTOR CURRENT vs. INPUT VOLTAGE60VCC = 1.8V5040A)(u P30IO201025 ˚C85 ˚C0-40 ˚C00,20,40,60,811,21,41,61,82VOP (V)2586J–AVR–12/06

181

元器件交易网www.cecb2b.com

Figure 24-14.I/O Pin Pull-up Resistor Current vs. Input Voltage (VCC = 2.7V)

I/O PIN PULL-UP RESISTOR CURRENT vs. INPUT VOLTAGEVCC = 2.7V80706050IOP (uA)40302010000,511,522,5325 ˚C85 ˚C-40 ˚CVOP (V)Figure 24-15.I/O Pin Pull-up Resistor Current vs. Input Voltage (VCC = 5V)

I/O PIN PULL-UP RESISTOR CURRENT vs. INPUT VOLTAGEVCC = 5V160140120100IOP (uA)806040200012325 ˚C85 ˚C-40 ˚C456VOP (V)182

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Figure 24-16.Reset Pull-up Resistor Current vs. Reset Pin Voltage (VCC = 1.8V)

RESET PULL-UP RESISTOR CURRENT vs. RESET PIN VOLTAGEV40CC = 1.8V353025A)(u TES20EIR1510525 ˚C-40 ˚C085 ˚C00,20,40,60,811,21,41,61,82VRESET (V)Figure 24-17.Reset Pull-up Resistor Current vs. Reset Pin Voltage (VCC = 2.7V)

RESET PULL-UP RESISTOR CURRENT vs. RESET PIN VOLTAGE60VCC =2.7V5040)Au( TES30EIR2025 ˚C10-40 ˚C085 ˚C00,511,522,53VRESET (V)2586J–AVR–12/06

183

元器件交易网www.cecb2b.com

Figure 24-18.Reset Pull-up Resistor Current vs. Reset Pin Voltage (VCC = 5V)

RESET PULL-UP RESISTOR CURRENT vs. RESET PIN VOLTAGE120VCC = 5V 10080IRESE (uA)T60402025 ˚C-40 ˚C85 ˚C01234560VRESET (V)24.6Pin Driver Strength

Figure 24-19.I/O Pin Output Voltage vs. Sink Current (VCC = 3V)

I/O PIN OUTPUT VOLTAGE vs. SINK CURRENTVCC = 3V1,210,88525-40VOL (V)0,60,40,200510152025IOL (mA)184

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Figure 24-20.I/O Pin Output Voltage vs. Sink Current (VCC = 5V)

I/O PIN OUTPUT VOLTAGE vs. SINK CURRENTVCC = 5V0,60,585250,4-40)V( L0,3VO0,20,100510152025IOL (mA)Figure 24-21.I/O Pin Output Voltage vs. Source Current (VCC = 3V)

I/O PIN OUTPUT VOLTAGE vs. SOURCE CURRENTVCC = 3V3,532,5-4025)V2( 85HVO1,510,500510152025IOH (mA)2586J–AVR–12/06

185

元器件交易网www.cecb2b.com

Figure 24-22.I/O Pin Output Voltage vs. Source Current (VCC = 5V)

I/O PIN OUTPUT VOLTAGE vs. SOURCE CURRENTVCC = 5V5,154,94,84,74,64,54,405101520VOH (V)-40258525IOH (mA)24.7Pin Threshold and Hysteresis

Figure 24-23.I/O Pin Input Threshold Voltage vs. VCC (VIH, IO Pin Read as ‘1’)

I/O PIN INPUT THRESHOLD VOLTAGE vs. VCCVIH, IO PIN READ AS '1'32,5-40 ˚C85 ˚C25 ˚CThreshold (V)21,510,501,522,533,544,555,5VCC (V)186

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Figure 24-24.I/O Pin Input Threshold Voltage vs. VCC (VIL, IO Pin Read as ‘0’)

I/O PIN INPUT THRESHOLD VOLTAGE vs. VCC3VIL, IO PIN READ AS '0'85 ˚C2,525 ˚C-40 ˚C)V2( dlohs1,5erhT10,501,522,533,544,555,5VCC (V)Figure 24-25.I/O Pin Input Hysteresis vs. VCC

I/O PIN INPUT HYSTERESIS vs. VCC0,60,5V)m( is0,4sreetsy0,3-40 ˚CH tu8Inp0,225 ˚C5 ˚C0,101,522,533,544,555,5VCC (V)2586J–AVR–12/06

187

元器件交易网www.cecb2b.com

Figure 24-26.Reset Input Threshold Voltage vs. VCC (VIH, IO Pin Read as ‘1’)

RESET INPUT THRESHOLD VOLTAGE vs. VCCVIH, IO PIN READ AS '1'2,585 °C25 °C2-40 °CThreshold (V)1,510,501,522,533,5VCC (V)44,555,5Figure 24-27.Reset Input Threshold Voltage vs, VCC (VIL, IO Pin Read as ‘0’)

RESET INPUT THRESHOLD VOLTAGE vs. VCCVIL, IO PIN READ AS '0'2,585 °C25 °C2-40 °CThreshold (V)1,510,501,522,533,5VCC (V)44,555,5188

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Figure 24-28.Reset Pin Input Hysteresis vs. VCC

RESET PIN INPUT HYSTERESIS vs. VCC0,50,450,4)V0,35m( s0,3iseret0,25syH tu0,2pnI0,150,1-40 °C0,0525 °C85 °C01,522,533,544,555,5VCC (V)24.8BOD Threshold and Analog Comparator Offset

Figure 24-29.BOD Threshold vs. Temperature (BOD Level is 4.3V)

BOD THRESHOLDS vs. TEMPERATURE4,44,38Rising VCC4,36)V( d4,34lohserh4,32T4,3Falling VCC4,284,26-50-40-30-20-100102030405060708090100Temperature (C)2586J–AVR–12/06

189

元器件交易网www.cecb2b.com

Figure 24-30.BOD Threshold vs. Temperature (BOD Level is 2.7V)

BOD THRESHOLDS vs. TEMPERATURE2,8Rising VCC2,782,76Threshold (V)2,742,72Falling VCC2,72,68-50-40-30-20-100102030405060708090100Temperature (C)Figure 24-31.BOD Threshold vs. Temperature (BOD Level is 1.8V)

BOD THRESHOLDS vs. TEMPERATURE1,851,8451,841,835Threshold (V)1,831,8251,821,8151,811,8051,81,795-50-40-30-20-100102030405060708090100Temperature (C)Falling VCCRising VCC190

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

24.9

Internal Oscillator Speed

Figure 24-32.Watchdog Oscillator Frequency vs. VCC

WATCHDOG OSCILLATOR FREQUENCY vs. VCC0,1280,1260,124-40 ˚C)z0,122HM(25 ˚C C0,12FR0,1180,1160,11485 ˚C0,11222,533,544,555,5VCC (V)Figure 24-33.Watchdog Oscillator Frequency vs. Temperature

WATCHDOG OSCILLATOR FREQUENCY vs. TEMPERATURE0,120,1180,116)zHM( C0,114RF0,1121.8 V2.7 V0,113.3 V4.0 V0,1085.5 V-40-30-20-100102030405060708090100Temperature2586J–AVR–12/06

191

元器件交易网www.cecb2b.com

Figure 24-34.Calibrated 8 MHz RC Oscillator Frequency vs. VCC

CALIBRATED 8 MHz RC OSCILLATOR FREQUENCY vs. VCC8,28,1885 ˚CFRC (MHz)7,97,87,77,67,51,522,533,544,555,525 ˚C-40 ˚CVCC (V)Figure 24-35.Calibrated 8 MHz RC Oscillator Frequency vs. Temperature

CALIBRATED 8 MHz RC OSCILLATOR FREQUENCY vs. TEMPERATURE8,158,18,0583.0 V5.0 VFRC (MHz)7,957,97,857,87,757,7-60-40-20020406080100Temperature192

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Figure 24-36.Calibrated 8 MHz RC Oscillator Frequency vs. OSCCAL Value

CALIBRATED 8 MHz RC OSCILLATOR FREQUENCY vs. OSCCAL VALUE1816141285 ˚C25 ˚C-40 ˚CFRC (MHz)10864200163248648096112128144160176192208224240OSCCAL (X1)Figure 24-37.Calibrated 1.6 MHz RC Oscillator Frequency vs. VCC

CALIBRATED 1.6 MHz RC OSCILLATOR FREQUENCY vs. VCC1,6585 ˚C1,625 ˚CFRC (MHz)1,55-40 ˚C1,51,451,41,522,533,544,555,5VCC (V)193

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Figure 24-38.Calibrated 1.6 MHz RC Oscillator Frequency vs. Temperature

CALIBRATED 1.6MHz RC OSCILLATOR FREQUENCY vs. TEMPERATURE1,641,621,63.0 V5.0 VFRC (MHz)1,581,561,541,521,5-60-40-20020406080100TemperatureFigure 24-39.Calibrated 1.6 MHz RC Oscillator Frequency vs. OSCCAL Value

CALIBRATED 1.6 MHz RC OSCILLATOR FREQUENCY vs. OSCCAL VALUE4,543,5385 ˚C25 ˚C-40 ˚CFRC (MHz)2,521,510,500163248648096112128144160176192208224240OSCCAL (X1)194

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

24.10Current Consumption of Peripheral Units

Figure 24-40.Brownout Detector Current vs. VCC

BROWNOUT DETECTOR CURRENT vs. VCC302585 °C25 °C20-40 °C)Au( C15CI10501,522,533,544,555,5VCC (V)Figure 24-41.ADC Current vs. VCC (AREF = AVCC)

ADC CURRENT vs. VCCAREF = AVCC25020085 °C25 °C-40 °C150)Au( CCI1005001,522,533,544,555,5VCC (V)2586J–AVR–12/06

195

元器件交易网www.cecb2b.com

Figure 24-42.Analog Comparator Current vs. VCC

ANALOG COMPARATOR CURRENT vs. VCC50454035ICC (uA)3025201510501,522,533,5VCC (V)44,555,585 °C25 °C-40 °CFigure 24-43.Programming Current vs. VCC

PROGRAMMING CURRENT vs. VccExt Clk12-40 °C1025 °C8ICC (mA)685 °C4201,522,533,5VCC (V)44,555,5196

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

24.11Current Consumption in Reset and Reset Pulsewidth

Figure 24-44.Reset Supply Current vs, VCC (0.1 - 1.0 MHz, Excluding Current Through The

Reset Pull-up)

RESET SUPPLY CURRENT vs. VCC0,160,140,120,10,080.1 - 1.0 MHz, EXCLUDING CURRENT THROUGH THE RESET PULLUP5.5 V5.0 V4.5 V4.0 V3.3 VICC (mA)0,060,040,02000,10,20,30,40,50,60,70,80,912.7 V1.8 VFrequency (MHz)Figure 24-45.Reset Supply Current vs. VCC (1 - 20 MHz, Excluding Current Through The Reset

Pull-up)

RESET SUPPLY CURRENT vs. VCC2,51 - 20 MHz, EXCLUDING CURRENT THROUGH THE RESET PULLUP5.5 V5.0 V4.5 V2ICC (mA)1,54.0V13.3V0,52.7V1.8V024681012141618200Frequency (MHz)197

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Figure 24-46.Minimum Reset Pulse Width vs, VCC

MINIMUM RESET PULSE WIDTH vs. VCC25002000Pulsewidth (ns)1500100050085 ˚C25 ˚C-40 ˚C01,522,533,544,555,5VCC (V)198

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

25.Register Summary

Address

0x3F0x3E0x3D0x3C

Name

SREGSPHSPL

Bit 7

I–SP7–––––BODS–

FOC0ABBit 6

T–SP6INT0INTF0OCIE1AOCF1A–PUD–

FOC0BBit 5

H–SP5PCIEPCIFOCIE1BOCF1B–SE–

–

BBit 4

S–SP4

–

––OCIE0AOCF0ACTPB

–

SM1––

Bit 3

V–SP3––OCIE0BOCF0BRFLBSM0WDRFWGM02

Bit 2

N–SP2––TOIE1TOV1PGWRTBODSEBORFCS02

Bit 1

ZSP9SP1––TOIE0TOV0PGERSISC01EXTRFCS01

Bit 0

CSP8SP0––––SPMENISC00PORFCS00

Page

page 7page 10page 10page 51page 52page 84/page 106

page 84page 149

page 37,page 51, page 65,

page 44,page 82page 83page 31

ReservedB0x3BGIMSK

B0x3A GIFR0x39 TIMSKB0x38 TIFR0x37 SPMCSR0x36 Reserved0x35

MCUCR

0x34 MCUSR0x33 TCCR0B0x32 TCNT00x31 0x2F0x2E0x2D0x2C0x2B0x29 0x28

OSCCAL

0x30 TCCR1TCNT1OCR1AOCR1CGTCCROCR1B

Timer/Counter0Oscillator Calibration RegisterCOM1A0

CS13

CS12

CS11

CS10

CTC1PWM1ACOM1A1Bpage 92, page 103page 94, page 105page 94, page 105page 95, page 106

page 79, page 93, page

page 95page 79page 83page 84

Timer/Counter1

BTimer/Counter1 Output Compare Register ATimer/Counter1 Output Compare Register C

COM1B0COM00

FOC1B–

FOC1A

PSR1WGM01

PSR0WGM00

TSMCOM0A1

PWM1BCOM0A0BCOM1B1COM01

Timer/Counter1 Output Compare Register BTimer/Counter0 – Output Compare Register ATimer/Counter0 – Output Compare Register B––DT1AH1DT1H1

-WDP3

––DT1AH0DT1BH0

-DWDR[7:0]

WDIF–EEAR7–

EEAR6–

EEAR5EEPM1

EEAR4EEPM0

–––

–––––

PORTB5DDB5PINB5PCINT5ADC0D

PORTB4DDB4PINB4PCINT4ADC2D

PORTB3DDB3PINB3PCINT3ADC3D

PORTB2DDB2PINB2PCINT2ADC1D

PORTB1DDB1PINB1PCINT1AIN1D

PORTB0DDB0PINB0PCINT0AIN0D

WDIE

WDCE

WDEPRTIM1EEAR3EERIE

WDP2PRTIM0EEAR2EEMPE

WDP1PRUSIEEAR1EEPE

WDP0PRADCEEAR8EEAR0EERE

EEPROM Data Register

–CLKPS3DT1AL3DT1BL3

-PCKECLKPS2DT1AL2DT1BL2

-PLLECLKPS1DT1AL1DT1BL1DTPS11

PLOCKCLKPS0DT1AL0DT1BL0DTPS10

0x2A TCCR0AOCR0ABOCR0B

0x27 PLLCSR0x26 CLKPR0x25

DT1A

0x24 DT10x23 DTPS10x22

DWDR

0x21 WDTCR0x20 PRR0x1F EEARH0x1E0x1D0x1C0x1A

EEARLEEDREECRReserved

LSMCLKPCEDT1AH3DT1H3

––DT1AH2DT1H2

page 97, page 107

page 32page 109page 110page 109page 145page 45page 36page 19page 19page 19page 20

0x1 Reserved0x19 Reserved0x18 PORT0x170x150x13 0x120x11 0x100x0F 0x0D0x0C0x0B0x0A0x090x080x070x060x050x040x030x020x010x00

DDRBPCMSKGPIOR2GPIOR1GPIOR0USIBRUSIDR

USISIFUSISIE

USIOIFUSIOIE

USIPFUSIWM1

USICRReservedReservedReservedReservedACSRADMUXADCSRAADCHADCLADCSRBReservedReservedReserved

BIN

ACME

IPR

ACDREFS1ADEN

ACBGREFS0ADSC

ACOADLARADATE

ACIREFS2ADIF

0x16 PIN0x14 DIDR0page 65page 65page 65page 52page 125, page 143

page 9page 9page 9page 119page 118

General Purpose I/O Register 2General Purpose I/O Register 1General Purpose I/O Register 0

USI Buffer RegisterUSI Data RegisterUSIDCUSIWM0

––––

ACIEMUX3ADIE

–MUX2ADPS2

ACIS1MUX1ADPS1

ACIS0MUX0ADPS0

USICNT3USICS1

USICNT2USICS0

USICNT1USICLK

USICNT0USITC

0x0E USISRpage 119page 120

page 124page 138page 140page 141page 141

ADC Data Register High ByteADC Data Register Low Byte

–

–––

–

ADTS2

ADTS1

ADTS0

page 124, page 142

199

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Note:

1.For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses

should never be written.2.I/O Registers within the address range 0x00 - 0x1F are directly bit-accessible using the SBI and CBI instructions. In these

registers, the value of single bits can be checked by using the SBIS and SBIC instructions.

3.Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI

instructions will only operation the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

200

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

26.Instruction Set Summary

Mnemonics

ADDADCADIWSUBSUBISBCSBCISBIWANDANDIORORIEORCOMNEGSBRCBRINCDECTSTCLRSERRJMPIJMPRCALLICALLRETRETICPSECPCPCCPISBRCSBRSSBICSBISBRBSBRBCBREQBRNEBRCSBRCCBRSHBRLOBRMIBRPLBRGEBRLTBRHSBRHCBRTSBRTCBRVSBRVCBRIEBRIDSBICBILSLLSRROL

Rd,RrRd,RrRd,RrRd,KRr, bRr, bP, bP, bs, ks, k k k k k k k k k k k k k k k k k k kP,bP,bRdRdRdk

Operands

Rd, RrRd, RrRdl,KRd, RrRd, KRd, RrRd, KRdl,KRd, RrRd, KRd, RrRd, KRd, RrRdRdRd,KRd,KRdRdRdRdRdk

Add two Registers

Description

Rd ← Rd + Rr

OperationFlags

Z,C,N,V,HZ,C,N,V,HZ,C,N,V,SZ,C,N,V,HZ,C,N,V,HZ,C,N,V,HZ,C,N,V,HZ,C,N,V,SZ,N,VZ,N,VZ,N,VZ,N,VZ,N,VZ,C,N,VZ,C,N,V,HZ,N,VZ,N,VZ,N,VZ,N,VZ,N,VZ,N,VNoneNoneNoneNoneNoneNoneINoneZ, N,V,C,HZ, N,V,C,HZ, N,V,C,HNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneZ,C,N,VZ,C,N,VZ,C,N,V

#Clocks

11211112111111111111112233441/2/31 111/2/31/2/31/2/31/2/31/21/21/21/21/21/21/21/21/21/21/21/21/21/21/21/21/21/21/21/222111

ARITHMETIC AND LOGIC INSTRUCTIONS

Add with Carry two RegistersAdd Immediate to WordSubtract two Registers

Subtract Constant from Register Subtract with Carry two RegistersSubtract with Carry Constant from Reg.Subtract Immediate from WordLogical AND Registers

Logical AND Register and ConstantLogical OR Registers

Rd ← Rd + Rr + CRdh:Rdl ← Rdh:Rdl + KRd ← Rd - RrRd ← Rd - KRd ← Rd - Rr - CRd ← Rd - K - CRdh:Rdl ← Rdh:Rdl - KRd ← Rd • RrRd ← Rd • KRd ← Rd v Rr

Logical OR Register and ConstantRd ← Rd v K

Exclusive OR RegistersRd ← Rd ⊕ RrOne’s ComplementTwo’s ComplementSet Bit(s) in RegisterClear Bit(s) in RegisterIncrementDecrement

Test for Zero or MinusClear RegisterSet RegisterRelative JumpIndirect Jump to (Z)Relative Subroutine Call Indirect Call to (Z)Subroutine ReturnInterrupt ReturnCompare, Skip if EqualCompare

Compare with Carry

Compare Register with ImmediateSkip if Bit in Register ClearedSkip if Bit in Register is SetSkip if Bit in I/O Register ClearedSkip if Bit in I/O Register is SetBranch if Status Flag SetBranch if Status Flag ClearedBranch if Equal Branch if Not EqualBranch if Carry SetBranch if Carry ClearedBranch if Same or Higher Branch if LowerBranch if MinusBranch if Plus

Branch if Greater or Equal, SignedBranch if Less Than Zero, SignedBranch if Half Carry Flag SetBranch if Half Carry Flag ClearedBranch if T Flag SetBranch if T Flag ClearedBranch if Overflow Flag is SetBranch if Overflow Flag is ClearedBranch if Interrupt EnabledBranch if Interrupt DisabledSet Bit in I/O RegisterClear Bit in I/O RegisterLogical Shift LeftLogical Shift RightRotate Left Through Carry

Rd ← 0xFF − RdRd ← 0x00 − RdRd ← Rd v KRd ← Rd • (0xFF - K)Rd ← Rd + 1Rd ← Rd − 1 Rd ← Rd • Rd Rd ← Rd ⊕ RdRd ← 0xFFPC ← PC + k + 1PC ← Z PC ← PC + k + 1PC ←ZPC ← STACKPC ← STACK

if (Rd = Rr) PC ← PC + 2 or 3Rd − RrRd − Rr − CRd − K

if (Rr(b)=0) PC ← PC + 2 or 3 if (Rr(b)=1) PC ← PC + 2 or 3if (P(b)=0) PC ← PC + 2 or 3 if (P(b)=1) PC ← PC + 2 or 3if (SREG(s) = 1) then PC←PC+k + 1if (SREG(s) = 0) then PC←PC+k + 1if (Z = 1) then PC ← PC + k + 1if (Z = 0) then PC ← PC + k + 1if (C = 1) then PC ← PC + k + 1if (C = 0) then PC ← PC + k + 1if (C = 0) then PC ← PC + k + 1if (C = 1) then PC ← PC + k + 1if (N = 1) then PC ← PC + k + 1if (N = 0) then PC ← PC + k + 1if (N ⊕ V= 0) then PC ← PC + k + 1if (N ⊕ V= 1) then PC ← PC + k + 1if (H = 1) then PC ← PC + k + 1if (H = 0) then PC ← PC + k + 1if (T = 1) then PC ← PC + k + 1if (T = 0) then PC ← PC + k + 1if (V = 1) then PC ← PC + k + 1if (V = 0) then PC ← PC + k + 1if ( I = 1) then PC ← PC + k + 1if ( I = 0) then PC ← PC + k + 1I/O(P,b) ←1I/O(P,b) ←0

Rd(n+1) ← Rd(n), Rd(0) ← 0Rd(n) ← Rd(n+1), Rd(7) ← 0Rd(0)←C,Rd(n+1)← Rd(n),C←Rd(7)

BRANCH INSTRUCTIONS

BIT AND BIT-TEST INSTRUCTIONS

201

2586J–AVR–12/06

元器件交易网www.cecb2b.com

Mnemonics

RORASRSWAPBSETBCLRBSTBLDSECCLCSENCLNSEZCLZSEICLISESCLSSEVCLVSETCLTSEHCLH

Operands

RdRdRdssRr, bRd, b

Arithmetic Shift RightSwap NibblesFlag SetFlag Clear

Description

Rotate Right Through Carry

Operation

Rd(7)←C,Rd(n)← Rd(n+1),C←Rd(0)Rd(n) ← Rd(n+1), n=0..6

Rd(3..0)←Rd(7..4),Rd(7..4)←Rd(3..0)SREG(s) ← 1SREG(s) ← 0 T ← Rr(b)Rd(b) ←TC ←1C ← 0 N ←1N ← 0 Z ←1Z ← 0 I ←1I ← 0 S ←1

Flags

Z,C,N,VZ,C,N,VNoneSREG(s)SREG(s)TNoneCCNNZZIISSVVTTHHNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNoneNone

#Clocks

111111111111111111111111112222222222222222222222223331122111N/A

Bit Store from Register to TBit load from T to RegisterSet CarryClear CarrySet Negative FlagClear Negative FlagSet Zero FlagClear Zero FlagGlobal Interrupt EnableGlobal Interrupt DisableSet Signed Test FlagClear Signed Test Flag

S ← 0

Set Twos Complement Overflow.V ←1Clear Twos Complement OverflowSet T in SREGClear T in SREG

V ← 0

T ←1

T ← 0

DATA TRANSFER INSTRUCTIONSMOVMOVWLDILDLDLDLDLDLDLDDLDLDLDLDDLDSSTSTSTSTSTSTSTDSTSTSTSTDSTSLPMLPMLPMSPMINOUTPUSHPOPNOPSLEEPWDR

BREAK

Rd, PP, RrRrRdRd, ZRd, Z+Rd, RrRd, RrRd, KRd, XRd, X+Rd, - XRd, YRd, Y+Rd, - YRd,Y+qRd, ZRd, Z+Rd, -ZRd, Z+qRd, kX, RrX+, Rr- X, RrY, RrY+, Rr- Y, RrY+q,RrZ, RrZ+, Rr-Z, RrZ+q,Rrk, Rr

Set Half Carry Flag in SREG H ←1Clear Half Carry Flag in SREGH ← 0

Move Between RegistersCopy Register WordLoad ImmediateLoad Indirect

Rd ← Rr

Rd+1:Rd ← Rr+1:Rr Rd ←K

Rd ← (X)

Load Indirect and Post-Inc. Rd ← (X), X ← X + 1Load Indirect and Pre-Dec.Load Indirect

X ← X - 1, Rd ← (X) Rd ← (Y)

Rd ← (Y), Y ← Y + 1Y ← Y - 1, Rd ← (Y)Rd ← (Y + q)Rd ← (Z)

Rd ← (Z), Z ← Z+1Z ← Z - 1, Rd ← (Z)Rd ← (Z + q)Rd ← (k)(X) ← Rr

(X) ← Rr, X ← X + 1X ← X - 1, (X) ← Rr(Y) ← Rr

(Y) ← Rr, Y ← Y + 1Y ← Y - 1, (Y) ← Rr(Y + q) ← Rr(Z) ← Rr

(Z) ← Rr, Z ← Z + 1Z ← Z - 1, (Z) ← Rr(Z + q) ← Rr(k) ← RrR0 ← (Z)Rd ← (Z)

Rd ← (Z), Z ← Z+1(z) ← R1:R0Rd ←PP ← RrSTACK ← RrRd ← STACK

Load Indirect and Post-Inc.Load Indirect and Pre-Dec.Load Indirect with DisplacementLoad Indirect

Load Indirect and Post-Inc.Load Indirect and Pre-Dec.Load Indirect with DisplacementLoad Direct from SRAMStore Indirect

Store Indirect and Post-Inc.Store Indirect and Pre-Dec.Store Indirect

Store Indirect and Post-Inc.Store Indirect and Pre-Dec.Store Indirect with DisplacementStore Indirect

Store Indirect and Post-Inc.Store Indirect and Pre-Dec.Store Indirect with DisplacementStore Direct to SRAMLoad Program MemoryLoad Program Memory

Load Program Memory and Post-IncStore Program MemoryIn PortOut Port

Push Register on StackPop Register from StackNo OperationSleep

Watchdog Reset

Break

MCU CONTROL INSTRUCTIONS

(see specific descr. for Sleep function)(see specific descr. for WDR/Timer)For On-chip Debug Only

NoneNoneNone

202

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

27.Ordering Information

27.1

ATtiny25

Power Supply1.8 - 5.5V

Ordering Code(2)ATtiny25V-10PUATtiny25V-10SUATtiny25V-10MUATtiny25-20PUATtiny25-20SUATtiny25-20MU

Package(1)8P38S220M18P38S220M1

Operational RangeIndustrial(-40°C to 85°C)Industrial(-40°C to 85°C)

Speed (MHz)(3)

Notes:

2.7 - 5.5V

1.This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information

and minimum quantities.

2.Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also

Halide free and fully Green.

3.For Speed vs. VCC,see Figure 23.3 on page 168

Package Type

8P38S220M1

8-lead, 0.300\" Wide, Plastic Dual Inline Package (PDIP)

8-lead, 0.209\" Wide, Plastic Gull-Wing Small Outline (EIAJ SOIC)

20-pad, 4 x 4 x 0.8 mm Body, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)

203

2586J–AVR–12/06

元器件交易网www.cecb2b.com

27.2ATtiny45

Power Supply1.8 - 5.5V

Ordering Code(2)ATtiny45V-10PUATtiny45V-10SUATtiny45V-10MUATtiny45-20PUATtiny45-20SUATtiny45-20MU

Package(1)8P38S220M18P38S220M1

Operational RangeIndustrial(-40°C to 85°C)Industrial(-40°C to 85°C)

Speed (MHz)(3)

Notes:

2.7 - 5.5V

1.This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information

and minimum quantities.

2.Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also

Halide free and fully Green.

3.For Speed vs. VCC,see Figure 23.3 on page 168

Package Type

8P38S220M1

8-lead, 0.300\" Wide, Plastic Dual Inline Package (PDIP)

8-lead, 0.209\" Wide, Plastic Gull-Wing Small Outline (EIAJ SOIC)

20-pad, 4 x 4 x 0.8 mm Body, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)

204

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

27.3

ATtiny85

Power Supply1.8 - 5.5V

Ordering Code(2)ATtiny85V-10PUATtiny85V-10SUATtiny85V-10MUATtiny85-20PUATtiny85-20SUATtiny85-20MU

Package(1)8P38S220M18P38S220M1

Operational RangeIndustrial(-40°C to 85°C)Industrial(-40°C to 85°C)

Speed (MHz)(3)

Notes:

2.7 - 5.5V

1.This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information

and minimum quantities.

2.Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also

Halide free and fully Green.

3.For Speed vs. VCC,see Figure 23.3 on page 168

Package Type

8P38S220M1

8-lead, 0.300\" Wide, Plastic Dual Inline Package (PDIP)

8-lead, 0.209\" Wide, Plastic Gull-Wing Small Outline (EIAJ SOIC)

20-pad, 4 x 4 x 0.8 mm Body, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)

205

2586J–AVR–12/06

元器件交易网www.cecb2b.com

28.Packaging Information

28.1

8P3

1EE1NTop ViewceAEnd ViewCOMMON DIMENSIONS(Unit of Measure = inches)DD1eA2ASYMBOLMINNOMMAXNOTEAA2bb2b3cD0.1150.0140.0450.0300.0080.3550.0050.3000.2400.3100.2500.100 BSC0.300 BSC0.1150.1300.1300.0180.0600.0390.0100.3650.2100.1950.0220.0700.0450.0140.4000.3250.280256633434b2b34 PLCSLD1EE1eeALbSide View0.1502Notes:1.This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA for additional information.2.Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3.3.D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch.4.E and eA measured with the leads constrained to be perpendicular to datum.5.Pointed or rounded lead tips are preferred to ease insertion.6.b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm).01/09/022325 Orchard ParkwaySan Jose, CA 95131TITLE8P3, 8-lead, 0.300\" Wide Body, Plastic Dual In-line Package (PDIP)DRAWING NO.8P3REV. BR206

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

28.2

8S2

C1EE1LNTOP VIEWθEND VIEWeASYMBOLbCOMMON DIMENSIONS(Unit of Measure = mm)MINNOMMAXNOTEA1A 1.70 2.16 A1 0.05 b 0.35 D 5.13 E1 5.18 0.25 0.48 55.35 5.40 2, 3C 0.15 0.35 5DE 7.70 8.26 SIDE VIEWL 0.51 0.85 θ e 0° 8° 4 1.27 BSC Notes: 1. This drawing is for general information only; refer to EIAJ Drawing EDR-7320 for additional information. 2. Mismatch of the upper and lower dies and resin burrs are not included. 3. It is recommended that upper and lower cavities be equal. If they are different, the larger dimension shall be regarded. 4. Determines the true geometric position. 5. Values b,C apply to plated terminal. The standard thickness of the plating layer shall measure between 0.007 to .021 mm.4/7/062325 Orchard ParkwaySan Jose, CA 95131TITLE8S2, 8-lead, 0.209\" Body, Plastic Small Outline Package (EIAJ)DRAWING NO.8S2REV. DR207

2586J–AVR–12/06

元器件交易网www.cecb2b.com

28.320M1

D1Pin 1 ID23ESIDE VIEWTOP VIEWA2D2 A1Pin #1 Notch(0.20 R) 23A10.08CE2SYMBOLCOMMON DIMENSIONS(Unit of Measure = mm)MINNOMMAXNOTEbA 0.70 0.75 0.80A1 – 0.01 0.05LeBOTTOM VIEWA2 0.20 REFb 0.18 0.23 0.30 D 4.00 BSCD2 2.45 2.60 2.75E 4.00 BSCE2 2.45 2.60 2.75e0.50 BSCNote: Reference JEDEC Standard MO-220, Fig. 1 (SAW Singulation) WGGD-5.0.40 0.55 0.35 10/27/04TITLE 2325 Orchard Parkway20M1, 20-pad, 4 x 4 x 0.8 mm Body, Lead Pitch 0.50 mm, San Jose, CA 95131 2.6 mm Exposed Pad, Micro Lead Frame Package (MLF) DRAWING NO.20M1REV. AR208

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

29.Errata

29.1

29.1.1

Errata ATtiny25

The revision letter in this section refers to the revision of the ATtiny25 device.

Rev C

No known errata

29.1.2Rev B

•Reading EEPROM at low frequency may not work for frequencies below 900 kHz

1.Reading EEPROM at low frequency may not work for frequencies below 900 kHz

Reading data from the EEPROM at low internal clock frequency may result in wrong dataread.

Problem Fix/Workaround

Avoid using the EEPROM at clock frequency below 900kHz.

29.1.3Rev A

Not sampled.

209

2586J–AVR–12/06

元器件交易网www.cecb2b.com

29.2

29.2.1

Errata ATtiny45

The revision letter in this section refers to the revision of the ATtiny45 device.

Rev E

No known errata

29.2.2Rev D

•Reading EEPROM at low frequency may not work for frequencies below 900 kHz

1.Reading EEPROM at low frequency may not work for frequencies below 900 kHz

Reading data from the EEPROM at low internal clock frequency may result in wrong dataread.

Problem Fix/Workaround

Avoid using the EEPROM at clock frequency below 900kHz.

29.2.3Rev B and C

••••

PLL not locking

EEPROM read from application code does not work in Lock Bit Mode 3

Reading EEPROM at low frequency may not work for frequencies below 900 kHzTimer Counter 1 PWM output generation on OC1B- XOC1B does not work correctly

1.PLL not locking

When at frequencies below 6.0 MHz, the PLL will not lock

Problem fix / Workaround

When using the PLL, run at 6.0 MHz or higher.

2.EEPROM read from application code does not work in Lock Bit Mode 3

When the Memory Lock Bits LB2 and LB1 are programmed to mode 3, EEPROM read doesnot work from the application code.

Problem Fix/Work around

Do not set Lock Bit Protection Mode 3 when the application code needs to read fromEEPROM.

3.Reading EEPROM at low frequency may not work for frequencies below 900 kHz

Reading data from the EEPROM at low internal clock frequency may result in wrong dataread.

Problem Fix/Workaround

Avoid using the EEPROM at clock frequency below 900kHz.

4.Timer Counter 1 PWM output generation on OC1B – XOC1B does not work correctly

Timer Counter1 PWM output OC1B-XOC1B does not work correctly. Only in the case whenthe control bits, COM1B1 and COM1B0 are in the same mode as COM1A1 and COM1A0,respectively, the OC1B-XOC1B output works correctly.

Problem Fix/Work around

The only workaround is to use same control setting on COM1A(1:0) and COM1B(1:0) con-trol bits, see table 14-4 in the data sheet. The problem has been fixed for Tiny45 rev D.

210

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

29.2.4

Rev A

•••••

Too high power down power consumption

DebugWIRE looses communication when single stepping into interruptsPLL not locking

EEPROM read from application code does not work in Lock Bit Mode 3

Reading EEPROM at low frequency may not work for frequencies below 900 kHz

1.Too high power down power consumption

Three situations will lead to a too high power down power consumption. These are:

–An external clock is selected by fuses, but the I/O PORT is still enabled as an output.–The EEPROM is read before entering power down.–VCC is 4.5 volts or higher.Problem fix / Workaround

–When using external clock, avoid setting the clock pin as Output.

–Do not read the EEPROM if power down power consumption is important.–Use VCC lower than 4.5 Volts.

2.DebugWIRE looses communication when single stepping into interrupts

When receiving an interrupt during single stepping, debugwire will loose

communication.

Problem fix / Workaround

–When singlestepping, disable interrupts.

–When debugging interrupts, use breakpoints within the interrupt routine, and run into the interrupt.

3.PLL not locking

When at frequencies below 6.0 MHz, the PLL will not lock

Problem fix / Workaround

When using the PLL, run at 6.0 MHz or higher.

4.EEPROM read from application code does not work in Lock Bit Mode 3

When the Memory Lock Bits LB2 and LB1 are programmed to mode 3, EEPROM read doesnot work from the application code.

Problem Fix/Work around

Do not set Lock Bit Protection Mode 3 when the application code needs to read fromEEPROM.

5.Reading EEPROM at low frequency may not work for frequencies below 900 kHz

Reading data from the EEPROM at low internal clock frequency may result in wrong dataread.

Problem Fix/Workaround

Avoid using the EEPROM at clock frequency below 900kHz.

211

2586J–AVR–12/06

元器件交易网www.cecb2b.com

29.3

29.3.1

Errata ATtiny85

The revision letter in this section refers to the revision of the ATtiny85 device.

Rev B

No known errata.

29.3.2Rev A

•Reading EEPROM at low frequency may not work for frequencies below 900 kHz

1.Reading EEPROM at low frequency may not work for frequencies below 900 kHz

Reading data from the EEPROM at low internal clock frequency may result in wrong dataread.

Problem Fix/Workaround

Avoid using the EEPROM at clock frequency below 900kHz.

212

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

30.Datasheet Revision History

30.1

Rev. 2586J-12/06

1.Updated ”Low Power Consumption” on page 1.

2.Updated description of instruction length in “Architectural Overview” ,starting on page 6.

3.Updated Flash size in ”In-System Re-programmable Flash ProgramMemory” on page 14.

4.Updated cross-references in sections “Atomic Byte Programming” ,“Erase” and “Write” , starting on page 16.

5.Updated ”Atomic Byte Programming” on page 16.

6.Updated ”Internal PLL for Fast Peripheral Clock Generation - clkPCK”on page 23.

7.Replaced single clocking system figure with two: Figure 7-2 and Figure7-3 on page 23.

8.Updated Table 7-1 on page 24, Table 7-4 on page 26 and Table 7-6 onpage 28.

9.Updated ”Calibrated Internal RC Oscillator” on page 27.10.Updated Table 7-11 on page 29.

11.Updated ”OSCCAL – Oscillator Calibration Register” on page 31.12.Updated ”CLKPR – Clock Prescale Register” on page 32.13.Updated ”Power-down Mode” on page 35.

14.Updated “Bit 0” in ”PRR – Power Reduction Register” on page 38.15.Added footnote to Table 9-3 on page 46.16.Updated Table 12-5 on page 64.

17.Deleted “Bits 7, 2” in ”MCUCR – MCU Control Register” on page 65.18.Updated and moved section “Timer/Counter0 Prescaler and ClockSources”, now located on page 67.

19.Updated ”Timer/Counter1 Initialization for Asynchronous Mode” onpage 89.

20.

Updated bit description in ”PLLCSR – PLL Control and Status Register”on page 97 and ”PLLCSR – PLL Control and Status Register” on page107.

21.Added recommended maximum frequency in”Prescaling and Conver-sion Timing” on page 129.

22.Updated Figure 19-8 on page 134 .

23.Updated ”Temperature Measurement” on page 138.24.

Updated Table 19-3 on page 139.

2586J–AVR–12/06

213

元器件交易网www.cecb2b.com

25.

26.27.28.29.30.31.32.33.34.35.36.

Updated bit R/W descriptions in:

”TIMSK – Timer/Counter Interrupt Mask Register” on page 84, ”TIFR – Timer/Counter Interrupt Flag Register” on page 84,”TIMSK – Timer/Counter Interrupt Mask Register” on page 95,”TIFR – Timer/Counter Interrupt Flag Register” on page 96,”PLLCSR – PLL Control and Status Register” on page 97,

”TIMSK – Timer/Counter Interrupt Mask Register” on page 106,”TIFR – Timer/Counter Interrupt Flag Register” on page 106,”PLLCSR – PLL Control and Status Register” on page 107 and”DIDR0 – Digital Input Disable Register 0” on page 143.

Added limitation to ”Limitations of debugWIRE” on page 145.Updated ”DC Characteristics” on page 166.Updated Table 23-4 on page 170.Updated Figure 23-6 on page 173.Updated Table 23-7 on page 173.Updated Table 24-1 on page 179.Updated Table 24-2 on page 179.

Updated Table 24-26, Table 24-27 and Table 24-28, starting on page 188.Updated Table 24-29, Table 24-30 and Table 24-31, starting on page 189.Updated Table 24-33 on page 191.

Updated Table 24-40, Table 24-41, Table 24-42 and Table 24-43, startingon page 195.

30.2Rev. 2586I-09/06

1.2.3.4.5.6.7.8.9.10.11.12.13.

All Characterization data moved to ”Electrical Characteristics” on page166.

All Register Descriptions are gathered up in seperate sections in theend of each chapter.

Updated Table 13-3 on page 80, Table 13-6 on page 81, Table 13-8 onpage 82 and Table 22-4 on page 152.

Updated ”Calibrated Internal RC Oscillator” on page 27.Updated Note in Table 8-1 on page 34.

Updated ”System Control and Reset” on page 39.

Updated Register Description in ”I/O Ports” on page 53.

Updated Features in ”USI – Universal Serial Interface” on page 111.Updated Code Example in ”SPI Master Operation Example” on page 113and ”SPI Slave Operation Example” on page 115.

Updated ”Analog Comparator Multiplexed Input” on page 123.Updated Figure 19-1 on page 127.

Updated ”Signature Bytes” on page 153.

Updated ”Electrical Characteristics” on page 166.

214

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

30.3

Rev. 2586H-06/06

1.Updated ”Calibrated Internal RC Oscillator” on page 27.2.Updated Table 7.12.1 on page 31.3.

Added Table 23-1 on page 169.

30.4Rev. 2586G-05/06

1.Updated ”Internal PLL for Fast Peripheral Clock Generation - clkPCK”on page 23.

2.Updated ”Default Clock Source” on page 25.

3.Updated ”Low-frequency Crystal Oscillator” on page 27.4.Updated ”Calibrated Internal RC Oscillator” on page 27.5.Updated ”Clock Output Buffer” on page 30.

6.Updated ”Power Management and Sleep Modes” on page 34.7.Added ”BOD Disable” on page 34.8.Updated Figure 18-1 on page 123.

9.Updated ”Bit 6 – ACBG: Analog Comparator Bandgap Select” on page124.

10.Added note for Table 19-2 on page 129.11.

Updated ”Register Summary” on page 199.

30.5Rev. 2586F-04/06

1.Updated ”Digital Input Enable and Sleep Modes” on page 57.2.Updated Table 22-15 on page 163.

Updated ”Ordering Information” on page 203.

30.6Rev. 2586E-03/06

1.Updated Features in ”Analog to Digital Converter” on page 126.2.Updated Operation in ”Analog to Digital Converter” on page 126.3.Updated Table 19-3 on page 139.4.Updated Table 19-2 on page 138.5.

Updated ”Errata” on page 209.

30.7Rev. 2586D-02/06

Updated Table 7-4 on page 26, Table 7-5 on page 27, Table 7-9 on page29, Table 7-12 on page 30, Table 7-11 on page 29, Table 10-1 on page48,Table 19-4 on page 139, Table 22-15 on page 163, Table 23-5 on page171.

2.Updated ”Timer/Counter1 in PWM Mode” on page 89.

Updated text ”Bit 2 - TOV1: Timer/Counter1 Overflow Flag” on page 96.

2586J–AVR–12/06

215

元器件交易网www.cecb2b.com

4.5.6.7.8.9.Updated values in ”DC Characteristics” on page 166.Updated ”Register Summary” on page 199.Updated ”Ordering Information” on page 203.

Updated Rev B and C in ”Errata ATtiny45” on page 210.All references to power-save mode are removed.Updated Register Adresses.

30.8Rev. 2586C-06/05

1.2.3.4.5.6.

Updated ”Features” on page 1.Updated Figure 1-1 on page 2.

Updated Code Examples on page 17 and page 18.

Moved “Temperature Measurement” to Section 19.9 page 138.Updated ”Register Summary” on page 199.Updated ”Ordering Information” on page 203.

30.9Rev. 2586B-05/05

CLKI added, instances of EEMWE/EEWE renamed EEMPE/EEPE,removed some TBD.

Removed “Preliminary Description” from ”Temperature Measurement”on page 138.

Updated ”Features” on page 1.

Updated Figure 1-1 on page 2 and Figure 9-1 on page 40.

Updated Table 8-2 on page 38, Table 12-4 on page 64, Table 12-5 onpage 64

Updated ”Serial Programming Instruction set” on page 157.

Updated SPH register in ”Instruction Set Summary” on page 201.Updated ”DC Characteristics” on page 166.Updated ”Ordering Information” on page 203.Updated ”Errata” on page 209.

2.3.4.5.6.7.8.9.

30.10Rev. 2586A-02/05

Initial revision.

216

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

Table of Contents

Features.....................................................................................................112

Pin Configurations ...................................................................................2Overview ...................................................................................................3

2.1 Block Diagram ..........................................................................................................32.2 Pin Descriptions .......................................................................................................4

345

Resources .................................................................................................5About Code Examples .............................................................................5AVR CPU Core ..........................................................................................6

5.1 Introduction ...............................................................................................................65.2 Architectural Overview .............................................................................................65.3 ALU – Arithmetic Logic Unit .....................................................................................75.4 Status Register .........................................................................................................75.5 General Purpose Register File .................................................................................95.6 Stack Pointer ..........................................................................................................105.7 Instruction Execution Timing ..................................................................................115.8 Reset and Interrupt Handling .................................................................................11

6AVR Memories ........................................................................................14

6.1 In-System Re-programmable Flash Program Memory ...........................................146.2 SRAM Data Memory ..............................................................................................146.3 EEPROM Data Memory .........................................................................................156.4 I/O Memory .............................................................................................................196.5 Register Description ...............................................................................................19

7System Clock and Clock Options .........................................................22

7.1 Clock Systems and their Distribution ......................................................................227.2 Clock Sources ........................................................................................................247.3 Default Clock Source ..............................................................................................257.4 Crystal Oscillator ....................................................................................................257.5 Low-frequency Crystal Oscillator ............................................................................277.6 Calibrated Internal RC Oscillator ............................................................................277.7 External Clock ........................................................................................................287.8 High Frequency PLL Clock - PLLCLK ....................................................................297.9 128 kHz Internal Oscillator .....................................................................................29

2586J–AVR–12/06

元器件交易网www.cecb2b.com

7.10 Clock Output Buffer ..............................................................................................307.11 System Clock Prescaler .......................................................................................307.12 Register Description .............................................................................................31

8Power Management and Sleep Modes .................................................34

8.1 BOD Disable ...........................................................................................................348.2 Idle Mode ................................................................................................................358.3 ADC Noise Reduction Mode ..................................................................................358.4 Power-down Mode .................................................................................................358.5 Power Reduction Register ......................................................................................368.6 Minimizing Power Consumption .............................................................................368.7 Register Description ...............................................................................................37

9System Control and Reset ....................................................................39

9.1 Resetting the AVR ..................................................................................................399.2 Reset Sources ........................................................................................................399.3 Power-on Reset ......................................................................................................409.4 External Reset ........................................................................................................419.5 Brown-out Detection ...............................................................................................419.6 Watchdog Reset .....................................................................................................429.7 Internal Voltage Reference .....................................................................................429.8 Watchdog Timer .....................................................................................................439.9 Timed Sequences for Changing the Configuration of the Watchdog Timer ...........439.10 Register Description .............................................................................................44

10Interrupts ................................................................................................48

10.1 Interrupt Vectors in ATtiny25/45/85 ......................................................................48

11External Interrupts .................................................................................50

11.1 Pin Change Interrupt Timing ................................................................................5011.2 Register Description .............................................................................................51

12I/O Ports ..................................................................................................53

12.1 Introduction ...........................................................................................................5312.2 Ports as General Digital I/O ..................................................................................5412.3 Alternate Port Functions .......................................................................................5912.4 Register Description .............................................................................................65

138-bit Timer/Counter0 with PWM ............................................................66

13.1 Features ...............................................................................................................66

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

13.2 Overview ..............................................................................................................6613.3 Timer/Counter0 Prescaler and Clock Sources .....................................................6713.4 Counter Unit .........................................................................................................6913.5 Output Compare Unit ...........................................................................................7013.6 Compare Match Output Unit .................................................................................7213.7 Modes of Operation ..............................................................................................7313.8 Timer/Counter Timing Diagrams ..........................................................................7713.9 Register Description .............................................................................................79

148-bit Timer/Counter1 ..............................................................................86

14.1 Timer/Counter1 Prescaler ....................................................................................8614.2 Counter and Compare Units .................................................................................8614.3 Register Description .............................................................................................92

158-bit Timer/Counter1 in ATtiny15 Mode ...............................................98

15.1 Timer/Counter1 Prescaler ....................................................................................9815.2 Counter and Compare Units .................................................................................9815.3 Register Description ...........................................................................................103

16Dead Time Generator ...........................................................................108

16.1 Register Description ...........................................................................................109

17USI – Universal Serial Interface ..........................................................111

17.1 Features .............................................................................................................11117.2 Overview ............................................................................................................11117.3 Functional Descriptions ......................................................................................11217.4 Alternative USI Usage ........................................................................................11817.5 Register Descriptions .........................................................................................118

18Analog Comparator .............................................................................123

18.1 Analog Comparator Multiplexed Input ................................................................12318.2 Register Description ...........................................................................................124

19Analog to Digital Converter ................................................................126

19.1 Features .............................................................................................................12619.2 Overview ............................................................................................................12619.3 Operation ............................................................................................................12719.4 Starting a Conversion .........................................................................................12819.5 Prescaling and Conversion Timing .....................................................................12919.6 Changing Channel or Reference Selection ........................................................132

iii

2586J–AVR–12/06

元器件交易网www.cecb2b.com

19.7 ADC Noise Canceler ..........................................................................................13319.8 ADC Conversion Result .....................................................................................13719.9 Temperature Measurement ................................................................................13819.10 Register Description .........................................................................................138

20debugWIRE On-chip Debug System ..................................................144

20.1 Features .............................................................................................................14420.2 Overview ............................................................................................................14420.3 Physical Interface ...............................................................................................14420.4 Software Break Points ........................................................................................14520.5 Limitations of debugWIRE ..................................................................................14520.6 Register Description ...........................................................................................145

21Self-Programming the Flash ...............................................................146

21.1 Performing Page Erase by SPM ........................................................................14621.2 Filling the Temporary Buffer (Page Loading) ......................................................14621.3 Performing a Page Write ....................................................................................14721.4 Addressing the Flash During Self-Programming ................................................14721.5 Register Description ...........................................................................................149

22Memory Programming .........................................................................151

22.1 Program And Data Memory Lock Bits ................................................................15122.2 Fuse Bytes .........................................................................................................15222.3 Signature Bytes ..................................................................................................15322.4 Calibration Byte ..................................................................................................15322.5 Page Size ...........................................................................................................15422.6 Serial Downloading ............................................................................................15422.7 High-voltage Serial Programming .......................................................................15922.8 High-voltage Serial Programming Algorithm ......................................................160

23Electrical Characteristics ....................................................................166

23.1 Absolute Maximum Ratings* ..............................................................................16623.2 DC Characteristics .............................................................................................16623.3 Speed Grades ....................................................................................................16823.4 Clock Characteristics ..........................................................................................16923.5 System and Reset Characteristics .....................................................................17023.6 ADC Characteristics – Preliminary Data .............................................................17123.7 Serial Programming Characteristics ...................................................................17223.8 High-voltage Serial Programming Characteristics ..............................................173

ATtiny25/45/85

2586J–AVR–12/06

元器件交易网www.cecb2b.com

ATtiny25/45/85

24Typical Characteristics ........................................................................174

24.1 Active Supply Current .........................................................................................17424.2 Idle Supply Current .............................................................................................17724.3 Supply Current of I/O modules ...........................................................................17924.4 Power-down Supply Current ..............................................................................18024.5 Pin Pull-up ..........................................................................................................18124.6 Pin Driver Strength .............................................................................................18424.7 Pin Threshold and Hysteresis ............................................................................18624.8 BOD Threshold and Analog Comparator Offset .................................................18924.9 Internal Oscillator Speed ....................................................................................19124.10 Current Consumption of Peripheral Units .........................................................19524.11 Current Consumption in Reset and Reset Pulsewidth .....................................197

25Register Summary ...............................................................................19926Instruction Set Summary ....................................................................20127Ordering Information ...........................................................................203

27.1 ATtiny25 .............................................................................................................20327.2 ATtiny45 .............................................................................................................20427.3 ATtiny85 .............................................................................................................205

28Packaging Information ........................................................................206

28.1 8P3 .....................................................................................................................20628.2 8S2 .....................................................................................................................20728.3 20M1 ..................................................................................................................208

29Errata .....................................................................................................209

29.1 Errata ATtiny25 ..................................................................................................20929.2 Errata ATtiny45 ..................................................................................................21029.3 Errata ATtiny85 ..................................................................................................212

30Datasheet Revision History ................................................................213

30.1 Rev. 2586J-12/06 ...............................................................................................21330.2 Rev. 2586I-09/06 ................................................................................................21430.3 Rev. 2586H-06/06 ..............................................................................................21530.4 Rev. 2586G-05/06 ..............................................................................................21530.5 Rev. 2586F-04/06 ...............................................................................................21530.6 Rev. 2586E-03/06 ..............................................................................................21530.7 Rev. 2586D-02/06 ..............................................................................................215

2586J–AVR–12/06

元器件交易网www.cecb2b.com

30.8 Rev. 2586C-06/05 ..............................................................................................21630.9 Rev. 2586B-05/05 ..............................................................................................216

Atmel Corporation

2325 Orchard ParkwaySan Jose, CA 95131, USATel: 1(408) 441-0311Fax: 1(408) 487-2600

30.10 Rev. 2586A-02/05 ............................................................................................216

Atmel Operations

Table of Contents.......................................................................................iMemoryRF/Automotive

2325 Orchard Parkway

San Jose, CA 95131, USATel: 1(408) 441-0311Fax: 1(408) 436-4314

Theresienstrasse 2Postfach 3535

74025 Heilbronn, GermanyTel: (49) 71-31-67-0

Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd.Colorado Springs, CO 80906, USATel: 1(719) 576-3300Fax: 1(719) 540-1759

Regional Headquarters

Europe

Atmel Sarl

Route des Arsenaux 41Case Postale 80CH-1705 FribourgSwitzerland

Tel: (41) 26-426-5555Fax: (41) 26-426-5500

Microcontrollers

2325 Orchard ParkwaySan Jose, CA 95131, USATel: 1(408) 441-0311Fax: 1(408) 436-4314

La ChantrerieBP 70602

44306 Nantes Cedex 3, FranceTel: (33) 2-40-18-18-18Fax: (33) 2-40-18-19-60

Biometrics/Imaging/Hi-Rel MPU/High Speed Converters/RF Datacom

Avenue de RochepleineBP 123

38521 Saint-Egreve Cedex, FranceTel: (33) 4-76-58-30-00Fax: (33) 4-76-58-34-80

Asia

Room 1219

Chinachem Golden Plaza77 Mody Road TsimshatsuiEast KowloonHong Kong

Tel: (852) 2721-9778Fax: (852) 2722-1369

ASIC/ASSP/Smart Cards

Zone Industrielle

13106 Rousset Cedex, FranceTel: (33) 4-42-53-60-00Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd.Colorado Springs, CO 80906, USATel: 1(719) 576-3300Fax: 1(719) 540-1759

Scottish Enterprise Technology ParkMaxwell Building

East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000Fax: (44) 1355-242-743

Japan

9F, Tonetsu Shinkawa Bldg.1-24-8 Shinkawa

Chuo-ku, Tokyo 104-0033Japan

Tel: (81) 3-3523-3551Fax: (81) 3-3523-7581

Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise,to anyintellectualproperty right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORYWARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULARPURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUTOF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes norepresentationsor warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specificationsand product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel’s products are notintended, authorized, or warranted for use as components in applications intended to support or sustainlife.

© 2006 Atmel Corporation. All rights reserved. ATMEL®, logo and combinations thereof, Everywhere You Are®, AVR®, and AVR Studio® areregistered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

2586J–AVR–12/06

因篇幅问题不能全部显示，请点此查看更多更全内容

查看全文

全部栏目

ATTINY25_0612资料